Monolithic Pin Driver

The EL2021 is designed to drive programmed voltages into difficult loads. It has the required circuitry to be used as the pin driver electronics in board test systems. Capable of overpowering logic outputs, the part can accurately drive independently set high and low levels with programmed Slew Ra

文件：363.67 Kbytes 页数：8 Pages

INTERSIL

Monolithic Pin Driver

The EL2021 is designed to drive programmed voltages into difficult loads. It has the required circuitry to be used as the pin driver electronics in board test systems. Capable of overpowering logic outputs, the part can accurately drive independently set high and low levels with programmed Slew Rate • Wide range of programmable analog output levels\n• 0.5 Ampere output drive with external transistors\n• Programmable Slew Rate\n• Low overshoot with large capacitive loads-stable with 500pF\n• 3-state output\n• Power-down capability\n• Wide supply range\n• Overcurrent senseApplications\n• Loaded c;

Renesas

瑞萨

Integrated Circuit 8-Digit/Segment Fluorescent Display Driver

Description: The NTE2021 and NTE2022 consist of eight NPN Darlington output stages and the associated common–emitter input stages in an 18–Lead DIP type package. These devices are designed to interface between low–level digital logic and vacuum fluorescent displays. They are capable of driving

文件：24.11 Kbytes 页数：3 Pages

NTE

CK00 100/133 MHz spread spectrum differential system clock generator

DESCRIPTION The PCK2021 is a clock synthesizer/driver for a Pentium III and other similar processors. The PCK2021 has six differential pair CPU current source outputs, two 33 MHz outputs, one 3V66 output, and two 48 MHz clocks which can be disabled on power-up, and one 3.3 V reference clock at

文件：108.43 Kbytes 页数：15 Pages

PHI

PHI

CK00 100/133 MHz spread spectrum differential system clock generator

DESCRIPTION The PCK2021 is a clock synthesizer/driver for a Pentium III and other similar processors. The PCK2021 has six differential pair CPU current source outputs, two 33 MHz outputs, one 3V66 output, and two 48 MHz clocks which can be disabled on power-up, and one 3.3 V reference clock at

文件：108.43 Kbytes 页数：15 Pages

PHI

PHI