丝印：EF9；Package：SOT-23-3；HIGH SPEED, EXTREMELY LOW NOISE LDO REGULATOR

Features · Low Dropout Voltage at IOUT=100mA: 150mV Typical (Except 1.2V, 1.3V and 1.5V Versions) · Low Standby Current: 0.1μA Typical · Low Quiescent Current: 25μA Typical · High Ripple Rejection: 70dB Typical （f=1kHz） · Output Current: More Than 200mA (300mA Limit) · Extremely Low Noise:

文件：1.19367 Mbytes 页数：29 Pages

DIODES

美台半导体

SEMI-GRAPHIC CRT DISPLAY PROCESSOR

SEMI-GRAPHIC CRT DISPLAY PROCESSOR (N-CHANNEL, SILICON GATE)

文件：1.07083 Mbytes 页数：28 Pages

STMICROELECTRONICS

意法半导体

SEMI-GRAPHIC CRT DISPLAY PROCESSOR

SEMI-GRAPHIC CRT DISPLAY PROCESSOR (N-CHANNEL, SILICON GATE)

文件：1.07083 Mbytes 页数：28 Pages

STMICROELECTRONICS

意法半导体

SEMI-GRAPHIC CRT DISPLAY PROCESSOR

SEMI-GRAPHIC CRT DISPLAY PROCESSOR (N-CHANNEL, SILICON GATE)

文件：1.07083 Mbytes 页数：28 Pages

STMICROELECTRONICS

意法半导体

SEMI-GRAPHIC CRT DISPLAY PROCESSOR

SEMI-GRAPHIC CRT DISPLAY PROCESSOR (N-CHANNEL, SILICON GATE)

文件：1.07083 Mbytes 页数：28 Pages

STMICROELECTRONICS

意法半导体

HMOS2 SINGLE CHIP SEMI-GRAPHIC DISPLAY PROCESSOR

DESCRIPTION The EF9345, new advanced color CRT controller, in conjunction with an additional standard memory package allow full implementation of the complete display control unit of a color or monochrome low cost termainl, thus significantly reducing IC cost and PCB space. .SINGLE C

文件：554.79 Kbytes 页数：38 Pages

STMICROELECTRONICS

意法半导体

GRAPHIC DISPLAY PROCESSOR

GRAPHIC DISPLAY PROCESSOR (GDP) The GDP is a true high resolution graphic display processor, which contains all the functions required to process vector generation at a very high speed and to generate all the timing signals required for interfacing interlaced or non interlaced video data on a ras

文件：1.17119 Mbytes 页数：28 Pages

ETC1List of Unclassifed Manufacturers

etc未分类制造商未分类制造商

GRAPHIC DISPLAY PROCESSOR

GRAPHIC DISPLAY PROCESSOR (GDP) The GDP is a true high resolution graphic display processor, which contains all the functions required to process vector generation at a very high speed and to generate all the timing signals required for interfacing interlaced or non interlaced video data on a ras

文件：1.17119 Mbytes 页数：28 Pages

ETC1List of Unclassifed Manufacturers

etc未分类制造商未分类制造商

Pentode 1955

文件：35.12 Kbytes 页数：3 Pages

PHI

飞利浦

Heathkit GR-64 Receiver : Vacuum Tube Pin Diagram

文件：15.8 Kbytes 页数：1 Pages

ETCList of Unclassifed Manufacturers

未分类制造商