首页>CDCLVP1204_V01>规格书详情

CDCLVP1204_V01中文资料德州仪器数据手册PDF规格书

PDF无图
厂商型号

CDCLVP1204_V01

功能描述

CDCLVP1204 Four LVPECL Output, High-Performance Clock Buffer

文件大小

904.4 Kbytes

页面数量

33

生产厂商

TI

中文名称

德州仪器

网址

网址

数据手册

下载地址一下载地址二到原厂下载

更新时间

2025-11-2 23:00:00

人工找货

CDCLVP1204_V01价格和库存,欢迎联系客服免费人工找货

CDCLVP1204_V01规格书详情

1 Features

1• 2:4 Differential Buffer

• Selectable Clock Inputs Through Control Terminal

• Universal Inputs Accept LVPECL, LVDS, and

LVCMOS/LVTTL

• Four LVPECL Outputs

• Maximum Clock Frequency: 2 GHz

• Maximum Core Current Consumption: 45 mA

• Very Low Additive Jitter: <100 fs, RMS in 10-kHz

to 20-MHz Offset Range:

– 57 fs, RMS (typical) at 122.88 MHz

– 48 fs, RMS (typical) at 156.25 MHz

– 30 fs, RMS (typical) at 312.5 MHz

• 2.375-V to 3.6-V Device Power Supply

• Maximum Propagation Delay: 450 ps

• Maximum Output Skew: 15 ps

• LVPECL Reference Voltage, VAC_REF, Available

for Capacitive-Coupled Inputs

• Industrial Temperature Range: –40°C to +85°C

• Supports 105°C PCB Temperature (Measured at

Thermal Pad)

• ESD Protection Exceeds 2 kV (HBM)

2 Applications

• Wireless Communications

• Telecommunications/Networking

• Medical Imaging

• Test and Measurement Equipment

3 Description

The CDCLVP1204 is a highly versatile, low additive

jitter buffer that can generate four copies of LVPECL clock outputs from one of two selectable LVPECL,

LVDS, or LVCMOS inputs for a variety of

communication applications. It has a maximum clock

frequency up to 2 GHz. The CDCLVP1204 features

an on-chip multiplexer (MUX) for selecting one of two inputs that can be easily configured solely through a

control terminal. The overall additive jitter

performance is less than 0.1 ps, RMS from 10 kHz to

20 MHz, and overall output skew is as low as 15 ps,

making the device a perfect choice for use in demanding applications.

The CDCLVP1204 clock buffer distributes one of two selectable clock inputs (IN0, IN1) to four pairs of

differential LVPECL clock outputs (OUT0, OUT3) with

minimum skew for clock distribution. The

CDCLVP1204 can accept two clock sources into an input multiplexer. The inputs can be LVPECL, LVDS,

or LVCMOS/LVTTL.

The CDCLVP1204 is specifically designed for driving 50-Ω transmission lines. When driving the inputs in

single-ended mode, the LVPECL bias voltage

(VAC_REF) must be applied to the unused negative

input terminal. However, for high-speed performance

up to 2 GHz, differential mode is strongly

recommended.

The CDCLVP1204 is characterized for operation from

–40°C to +85°C.

供应商 型号 品牌 批号 封装 库存 备注 价格
TI/德州仪器
24+
NA/
79
优势代理渠道,原装正品,可全系列订货开增值税票
询价
TI(德州仪器)
24+
NA/
7350
现货供应,当天可交货!免费送样,原厂技术支持!!!
询价
TI/德州仪器
2023+
QFN16
8635
一级代理优势现货,全新正品直营店
询价
TI
25+
QFN16
159
原装正品,假一罚十!
询价
TI/德州仪器
2450+
QFN
9850
只做原厂原装正品现货或订货假一赔十!
询价
TI(德州仪器)
24+
32000
全新原厂原装正品现货,低价出售,实单可谈
询价
TI
23+
QFN
5000
全新原装,支持实单,非诚勿扰
询价
TI
23+
QFN
3200
公司只做原装,可来电咨询
询价
TI(德州仪器)
24+
N/A
6000
原厂原装现货订货价格优势终端BOM表可配单提供样品
询价
TI
20+
QFN16
53650
TI原装主营-可开原型号增税票
询价