CDCLVD1208 2:8 Low Additive Jitter LVDS Buffer

1 Features • 2:8 Differential Buffer • Low Additive Jitter:

文件：807.96 Kbytes 页数：24 Pages

TI

德州仪器

2:8 Low Additive Jitter LVDS Buffer

文件：786.58 Kbytes 页数：21 Pages

TI

德州仪器

丝印：CDCLVD1208；Package：VQFN；CDCLVD1208 2:8 Low Additive Jitter LVDS Buffer

1 Features • 2:8 Differential Buffer • Low Additive Jitter:

文件：807.96 Kbytes 页数：24 Pages

TI

德州仪器

丝印：CDCLVD1208；Package：VQFN；CDCLVD1208 2:8 Low Additive Jitter LVDS Buffer

1 Features • 2:8 Differential Buffer • Low Additive Jitter:

文件：807.96 Kbytes 页数：24 Pages

TI

德州仪器

丝印：CDCLVD1208；Package：VQFN；CDCLVD1208 2:8 Low Additive Jitter LVDS Buffer

1 Features • 2:8 Differential Buffer • Low Additive Jitter:

文件：807.96 Kbytes 页数：24 Pages

TI

德州仪器

丝印：CDCLVD1208；Package：VQFN；CDCLVD1208 2:8 Low Additive Jitter LVDS Buffer

1 Features • 2:8 Differential Buffer • Low Additive Jitter:

文件：807.96 Kbytes 页数：24 Pages

TI

德州仪器

丝印：CDCLVD1208；Package：VQFN；CDCLVD1208 2:8 Low Additive Jitter LVDS Buffer

1 Features • 2:8 Differential Buffer • Low Additive Jitter:

文件：807.96 Kbytes 页数：24 Pages

TI

德州仪器

低抖动 2 路输入可选 1:8 通用至 LVDS 缓冲器

The CDCLVD1208 clock buffer distributes one of two selectable clock inputs (IN0 and IN1) to 8 pairs of differential LVDS clock outputs (OUT0 through OUT7) with minimum skew for clock distribution. The CDCLVD1208 can accept two clock sources into an input multiplexer. The inputs can either be LVDS, L • 2:8 Differential Buffer\n• Industrial Temperature Range: –40°C to 85°C\n• ESD Protection Exceeds 3-kV HBM, 1-kV CDM\n• Telecommunications and Networking\n• Test and Measurement Equipment\n• General-Purpose Clocking\n \n All other trademarks are the property of their respective owners;

TI

德州仪器

2:8 Low Additive Jitter LVDS Buffer

文件：786.58 Kbytes 页数：21 Pages

TI

德州仪器

2:8 Low Additive Jitter LVDS Buffer

文件：786.58 Kbytes 页数：21 Pages

TI

德州仪器