High Speed CMOS Logic Quad D-Type Flip-Flop with Reset

文件：55.12 Kbytes 页数：7 Pages

TI

德州仪器

Quad D-type flip-flop with reset; positive-edge trigger

GENERAL DESCRIPTION The 74HC/HCT175 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT175 have four edge-triggered, D-type flip-flops with individual D inputs and both Q and Q o

文件：103.67 Kbytes 页数：13 Pages

PHI

PHI

Quad D-type flip-flop with reset; positive-edge trigger

1. General description The 74HC175; 74HCT175 is a quad positive-edge triggered D-type flip-flop with individual data inputs (Dn) and complementary outputs (Qn and Qn). The common clock (CP) and master reset (MR) inputs load and reset all flip-flops simultaneously. The D-input that meets the set

文件：262.31 Kbytes 页数：16 Pages

NEXPERIA

安世

Quad D-type flip-flop with reset; positive-edge trigger

FEATURES · Four edge-triggered D flip-flops · Output capability: standard · ICC category: MSI

文件：150.2 Kbytes 页数：13 Pages

SYC