CD54HC191

高速 CMOS 逻辑可预设的同步 4 位二进制加/减计数器; • 2-V to 6-V VCC Operation (’HC190,191)\n• 4.5-V to 5.5-V VCC Operation (’HCT191)\n• Wide Operating Temperature Range of –55 to 125°C\n• Synchronous Counting and Asynchronous Loading\n• Two Outputs for n-Bit Cascading\n• Look-Ahead Carry for High-Speed Counting\n• Balanced Propagation Delay and Transition Times\n• Standard Outputs Drive Up To 15 LS-TTL Loads\n• Significant Power Reduction Compared to LS-TTL Logic ICs;

The CD54/74HC190 are asynchronously presettable BCD decade counters, whereas the CD54/74HC191 and CD54/74HCT191 are asynchronously presettable binary counters.\n\n Presetting the counter to the number on preset data inputs (A–D) is accomplished by a low asynchronous parallel load (LOAD)\\ input. Counting occurs when LOAD\\ is high, count enable (CTEN)\\ is low, and the down/up (D/U) input is either high for down counting or low for up counting. The counter is decremented or incremented synchronously with the low-to-high transition of the clock.\n\n When an overflow or underflow of the counter occurs, the MAX/MIN output, which is low during counting, goes high and remains high for one clock cycle. This output can be used for look-ahead carry in high-speed cascading (see Figure 1). The MAX/MIN output also initiates the ripple clock (RCO)\\ output, which is normally high, goes low and remains low for the low-level portion of the clock pulse. These counters can be cascaded using RCO\\ (see Figure 2).\n\n If a decade counter is preset to an illegal state or assumes an illegal state when power is applied, it returns to the normal sequence in one or two counts, as shown in the state diagrams (see Figure 3).

CD54HC191

HIGH SPEED CMOS LOGIC

CD54HC191

SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

CD54HC191

SYNCHORONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

CD54HC191F3A

SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

CD54HC191F3A

SYNCHORONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL