CMOS Micropower Phase-Locked Loop

Features: Very low power consumption: 70 4W (typ.) at VCO f, = 10 kHz, Vpp = 5 V = Operating frequency range up to 1.4 MHz (typ.) atVpp=10V, RI =5kQ Low frequency drift: 0.04%/°C (typ.) at Vpp = 10 V Choice of two phase comparators: Exclusive-OR network (1) Edge-controlled memory ne

文件：962.73 Kbytes 页数：21 Pages

TI

德州仪器

CMOS Micropower Phase-Locked Loop

文件：941.3 Kbytes 页数：16 Pages

TI

德州仪器

CMOS 微功耗锁相环

CD4046B CMOS Micropower Phase-Locked Loop (PLL) consists of a low-power, linear voltage-controlled oscillator (VCO) and two different phase comparators having a common signal-input amplifier and a common comparator input. A 5.2-V zener diode is provided for supply regulation if necessary.\n The CD40 • Very low power consumption:    70 µW (typ.) at VCO fo = 10 kHz, VDD = 5 V\n• Low frequency drift: 0.04%/°C (typ.) at VDD = 10 V\n• Edge-controlled memory network with phase-pulse output for lock indication (II)\n• VCO inhibit control for ON-OFF keying and ultra-low standby power consumption\n•;

TI

德州仪器

CMOS Micropower Phase Locked Loop

Description CD4046BMS CMOS Micropower Phase-Locked Loop (PLL) consists of a low power linear voltage-controlled oscillator (VCO) and two different phase comparators having a common signal input amplifier and a common comparator input. A 5.2V zener diode is provided for supply regulation if nece

文件：109.62 Kbytes 页数：11 Pages

INTERSIL

CMOS MICROPOWER PHASE-LOCKED LOOP

文件：322.88 Kbytes 页数：12 Pages

TI

德州仪器

CMOS Micropower Phase-Lockedn Loop

文件：927.1 Kbytes 页数：16 Pages

TI

德州仪器