SHARC Dual-Core DSP with Arm Cortex-A5

SYSTEM FEATURES Dual-enhanced SHARC+ floating-point cores High performance SHARC+ cores (up to 1 GHz each) Up to 5 Mb (640 kB) L1 SRAM memory per core with parity (optional ability to configure as cache) 32-bit, 40-bit, and 64-bit floating-point support 32-bit fixed-point support Byte, shor

文件：3.80618 Mbytes 页数：145 Pages

AD

亚德诺

ADI/亚德诺
LQFP-128

ADI/亚德诺

上传：深圳庞田科技有限公司

ADI/亚德诺
QFP

ADI/亚德诺

上传：深圳市品优时代科技有限公司

ADI
QFP

ADI

上传：深圳市芯为科技有限公司

AD
QFP128

AD

亚德诺

上传：深圳市勤思达科技有限公司