3.1 GHz to 4.2 GHz, Receiver Front End

GENERAL DESCRIPTION The ADRF5534 is an integrated RF, front-end multichip module designed for time division duplex (TDD) applications. The device operates from 3.1 GHz to 4.2 GHz. The ADRF5534 is configured with an LNA and a high-power, silicon, SPDT switch. In the receive operation at 3.6 GH

文件：685 Kbytes 页数：11 Pages

AD

亚德诺

3.1 GHz to 4.2 GHz, Receiver Front End

FEATURES ► Integrated RF front end ► LNA and high-power silicon SPDT switch ► On-chip bias and matching ► Single-supply operation ► Gain: 35.5 dB typical at 3.6 GHz ► Gain flatness: 1.5 dB at 25°C across 400 MHz bandwidth ► Low noise figure: 1.3 dB typical at 3.6 GHz ► Low insertion loss:

文件：686.07 Kbytes 页数：11 Pages

AD

亚德诺

4-Channel Differential 32-bit ?꾬걪 ADC

文件：1.95049 Mbytes 页数：68 Pages

AKM

旭化成微电子

4-Channel Differential 32-bit ADC

文件：1.95048 Mbytes 页数：68 Pages

AKM

旭化成微电子

Vertical deflection output IC

■Overview The AN5534N is a vertical deflection output IC for television and CRT monitor. Incorporating a sawtooth wave generator, this IC enables you to form an AC/DC feedback-loop by itself only. ■Features •Built-in stable sawtooth wave generator independent of input pulse width variat

文件：48.29 Kbytes 页数：5 Pages

PANASONIC

松下