LVDS and M-LVDS Circuit Implementation Guide

INTRODUCTION Low voltage differential signaling (LVDS) is a standard for communicating at high speed in point-to-point applications. Multipoint LVDS (M-LVDS) is a similar standard for multipoint applications. Both LVDS and M-LVDS use differential signaling, a two-wire communication method where r

文件：593.25 Kbytes 页数：12 Pages

AD

亚德诺

Dual, 3 V, CMOS, LVDS Differential Line Receiver

GENERAL DESCRIPTION The ADN4664 is a dual, CMOS, low voltage differential signaling (LVDS) line receiver offering data rates of over 400 Mbps (200 MHz) and ultralow power consumption. It features a flow-through pinout for easy PCB layout and separation of input and output signals. The device acc

文件：284.36 Kbytes 页数：12 Pages

AD

亚德诺

双通道、3 V、CMOS、LVDS差分线路接收器

ADN4664是一款双通道、CMOS、低压差分信号(LVDS)线路接收器，提供400 Mbps (200 MHz)以上的数据速率，功耗超低。它采用直通式引脚排列，便于PCB布局以及输入与输出信号分离。该器件接受低压（典型值310 mV）差分输入信号，并将其转换为单端3 V TTL/ CMOS逻辑电平。\n\n               ADN4664及其配套LVDS驱动器ADN4663为高速点对点数据传输提供一种新的解决方案，可以代替射极耦合逻辑(ECL)或正射极耦合逻辑(PECL)，功耗则更低。          应用点对点数据传输多分支总线时钟分配网络背板接收器 • 输出引脚提供±15 kV ESD保护\n\n• 转换速率：400 Mbps (200 MHz)\n\n• 直通式引脚排列可简化PCB布局\n\n• 通道间偏斜：100 ps（典型值）\n\n• 传播延迟：2.5 ns（最大值）\n\n• 3.3 V电源\n\n\n\n• 关断时为高阻抗输出\n\n• 低功耗：3 mW（静态典型值）\n\n• 与现有5 V LVDS驱动器兼容\n\n• 接受小摆幅（典型值310 mV）差分信号电平\n\n• 支持开路、短路和端接输入故障安全功能\n\n• 阈值区间：0 V至−100 mV;

ADI

亚德诺

Dual, 3 V, CMOS, LVDS Differential Line Receiver

GENERAL DESCRIPTION The ADN4664 is a dual, CMOS, low voltage differential signaling (LVDS) line receiver offering data rates of over 400 Mbps (200 MHz) and ultralow power consumption. It features a flow-through pinout for easy PCB layout and separation of input and output signals. The device acc

文件：284.36 Kbytes 页数：12 Pages

AD

亚德诺

Dual, 3 V, CMOS, LVDS Differential Line Receiver

GENERAL DESCRIPTION The ADN4664 is a dual, CMOS, low voltage differential signaling (LVDS) line receiver offering data rates of over 400 Mbps (200 MHz) and ultralow power consumption. It features a flow-through pinout for easy PCB layout and separation of input and output signals. The device acc

文件：284.36 Kbytes 页数：12 Pages

AD

亚德诺

Package：8-SOIC（0.154"，3.90mm 宽）；包装：管件 类别：集成电路（IC） 驱动器，接收器，收发器 描述：IC RECEIVER 0/2 8SOIC

AD

亚德诺

Package：8-SOIC（0.154"，3.90mm 宽）；包装：管件 类别：集成电路（IC） 驱动器，接收器，收发器 描述：IC RECEIVER 0/2 8SOIC

AD

亚德诺