12 LVDS/24 CMOS Output Clock Generator with Integrated 2.8 GHz VCO

文件：1.62761 Mbytes 页数：84 Pages

AD

亚德诺

12 LVDS/24 CMOS Output Clock Generator

文件：1.43942 Mbytes 页数：84 Pages

AD

亚德诺

12 LVDS/24 CMOS Output Clock Generator with Integrated 2.8 GHz VCO

文件：1.62761 Mbytes 页数：84 Pages

AD

亚德诺

12 LVDS/24 CMOS Output Clock Generator with Integrated 2.8 GHz VCO

FEATURES ► Low phase noise, phase-locked loop (PLL) ► On-chip voltage controlled oscillator (VCO) tunes from 2.53 GHz to 2.95 GHz ► Supports external 3.3 V/5 V VCO/VCXO to 2.4 GHz ► 1 differential or 2 single-ended reference inputs ► Accepts CMOS, LVPECL, or LVDS references to 250 MHz ► Acc

文件：2.64657 Mbytes 页数：81 Pages

AD

亚德诺