AD9508集成电路（IC）的时钟缓冲器驱动器规格书PDF中文资料

AD9508属于集成电路（IC）的时钟缓冲器驱动器。由亚德诺半导体技术有限公司制造生产的AD9508时钟缓冲器，驱动器时钟缓冲器和驱动器集成电路产品族中的产品用于帮助信号在系统中传输，常用作频率/时间参考信号，以同步系统内的活动。尽管这些器件最常用到的功能就是缓冲（即，为使信号不受驱动负载的影响而从某个信号源复制信号），但是该产品族中的某些器件还能执行其他功能，例如选择性改变缓冲信号路径、按某个整数值分割信号频率，或进行所用电信号格式转换。

GENERAL DESCRIPTION

The AD9508 provides clock fanout capability in a design that emphasizes low jitter to maximize system performance. This device benefits applications like clocking data converters with demanding phase noise and low jitter requirements.

There are four independent differential clock outputs, each with various types of logic levels available. Available logic types include LVDS (1.65 GHz), HSTL (1.65 GHz), and 1.8 V CMOS (250 MHz). In 1.8 V CMOS output mode, the differential output becomes two CMOS single-ended signals. The CMOS outputs are 1.8 V logic levels, regardless of the operating supply voltage.

FEATURES

1.65 GHz differential clock inputs/outputs

10-bit programmable dividers, 1 to 1024, all integers

Up to 4 differential outputs or 8 CMOS outputs

Pin strapping capability for hardwired programming at

power-up

<115 fs rms broadband random jitter (see Figure 25)

Additive output jitter: 41 fs rms typical (12 kHz to 20 MHz)

Excellent output-to-output isolation

Automatic synchronization of all outputs

Single 2.5 V/3.3 V power supply

Internal LDO (low drop-out) voltage regulator for enhanced

power supply immunity

Phase offset select for output-to-output coarse delay adjust

3 programmable output logic levels, LVDS, HSTL, and CMOS

Serial control port (SPI/I2C) or pin-programmable mode

Space-saving 24-lead LFCSP

APPLICATIONS

Low jitter, low phase noise clock distribution

Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs

High performance wireless transceivers

High performance instrumentation

Broadband infrastructure