65 MSPS Digital Receive Signal Processor

GENERAL DESCRIPTION The AD6620 is a digital receiver with four cascaded signal-processing elements: a frequency translator, two fixed-coefficient decimating filters, and a programmable coefficient decimating filter. All inputs are 3.3 V LVCMOS compatible. All outputs are LVCMOS and 5 V TTL compat

文件：354.46 Kbytes 页数：43 Pages

AD

亚德诺

67 MSPS Digital Receive Signal Processor

GENERAL DESCRIPTION The AD6620 is a digital receiver with four cascaded signal-processing elements: a frequency translator, two fixed-coefficient decimating filters, and a programmable coefficient decimating filter. All inputs are 3.3 V LVCMOS compatible. All outputs are LVCMOS and 5 V TTL compat

文件：374.89 Kbytes 页数：44 Pages

AD

亚德诺

67 MSPS Digital Receive Signal Processor

文件：399.31 Kbytes 页数：44 Pages

AD

亚德诺

700 MHz to 2700 MHz Rx Mixer with Integrated IF DGA, Fractional-N PLL, and VCO

文件：3.00105 Mbytes 页数：52 Pages

AD

亚德诺

700 MHz to 2700 MHz Rx Mixer with Integrated IF DGA, Fractional-N PLL, and VCO

文件：3.00105 Mbytes 页数：52 Pages

AD

亚德诺

Fanless Tiny Embedded Controller With Intel Atom??Processor

文件：340.73 Kbytes 页数：2 Pages

AAEON

研扬科技