1-to-12, Differential HCSL Fanout Buffer

General Description The 8V31012 is a 1-to-12 Differential HCSL Fanout Buffer. The 8V31012 is designed to translate any differential signal levels to differential HCSL output levels. An external reference resistor is used to set the value of the current supplied to an external load/termination

文件：747.61 Kbytes 页数：18 Pages

RENESAS

瑞萨

1-to-12, Differential HCSL Fanout Buffer

文件：455.32 Kbytes 页数：17 Pages

IDT

1-to-12, Differential HCSL Fanout Buffer

The 8V31012 is a 1-to-12 Differential HCSL Fanout Buffer. The 8V31012 is designed to translate any differential signal levels to differential HCSL output levels. An external reference resistor is used to set the value of the current supplied to an external load/termination resistor. The load resisto ·Twelve differential HCSL outputs\n·Translates any differential input signal (LVPECL, LVHSTL, LVDS, HCSL) to HCSL levels without external bias networks\n·Maximum output frequency: 250MHz\n·Output skew: 265ps (typical)\n·VOH: 850mV (maximum)\n·Full 3.3V supply voltage\n·Available in lead-free (RoHS 6;

Renesas

瑞萨

1-to-12, Differential HCSL Fanout Buffer

文件：455.32 Kbytes 页数：17 Pages

IDT

1-to-12, Differential HCSL Fanout Buffer

文件：455.32 Kbytes 页数：17 Pages

IDT

Package：48-VFQFN 裸露焊盘；包装：托盘 类别：集成电路（IC） 时钟缓冲器，驱动器 描述：NETWORK TIMING

Renesas Electronics America Inc