LVPECL Output Fanout Buffer

文件：458.89 Kbytes 页数：21 Pages

IDT

LVPECL Output Fanout Buffer

文件：458.89 Kbytes 页数：21 Pages

IDT

Low Phase Noise,1-to-4, 3.3V, 2.5V LVPECL Output Fanout Buffer

The IDT8SLVP1104I is a high-performance differential LVPECL fanout buffer. The device is designed for the fanout of high-frequency, very low additive phase-noise clock and data signals. The IDT8SLVP1104I is characterized to operate from a 3.3V or 2.5V power supply. Guaranteed output-to-output and pa Four low skew, low additive jitter LVPECL differential output pairs\nDifferential LVPECL input pair can accept the following differential input levels: LVDS, LVPECL, CML\nDifferential PCLKx pairs can also accept single-ended LVCMOS levels. See the Applications section Writing the Differential Input ;

Renesas

瑞萨

Low Phase Noise, 1-to-4, 3.3V, 2.5V LVPECL Output Fanout Buffer

Features • Four low skew, low additive jitter LVPECL differential output pairs • Differential LVPECL input pair can accept the following differential input levels: LVDS, LVPECL, CML • Differential PCLKx pairs can also accept single-ended LVCMOS levels. See the Applications section Writing the

文件：1.12476 Mbytes 页数：22 Pages

RENESAS

瑞萨

Maximum input clock frequency

文件：375.97 Kbytes 页数：22 Pages

IDT