8SLVD2102NLGI/W中文资料瑞萨数据手册PDF规格书

描述 Description

The 8SLVD2102 is a high-performance differential dual 1:2 LVDS

fanout buffer. The device is designed for the fanout of high-frequency,

very low additive phase-noise clock and data signals. The

8SLVD2102 is characterized to operate from a 2.5V power supply.

Guaranteed output-to-output and part-to-part skew characteristics

make the 8SLVD2102 ideal for those clock distribution applications

demanding well-defined performance and repeatability.

Two independent buffers with two low skew outputs each are

available. The integrated bias voltage generators enables easy

interfacing of single-ended signals to the device inputs. The device is

optimized for low power consumption and low additive phase noise.

特性 Features

• Two 1:2, low skew, low additive jitter LVDS fanout buffers

• Two differential clock inputs

• Differential pairs can accept the following differential input

levels: LVDS and LVPECL

• Maximum input clock frequency: 2GHz

• Output bank skew: 15ps (maximum)

• Propagation delay: 300ps (maximum)

• Low additive phase jitter: 200fs, RMS (maximum);

fREF = 156.25MHz, VPP = 1V, VCMR = 1V,

Integration Range 10kHz - 20MHz

• 2.5V supply voltage

• Maximum device current consumption (IDD): 90mA

• Lead-free (RoHS 6) 16-Lead VFQFPN package

• -40°C to 85°C ambient operating temperature