Differential-to-0.7V HCSL Differential PCI EXPRESS™ Jitter Attenuator

General Description The 871002I-02 is a high performance Jitter Attenuator designed for use in PCI Express™ systems. In some PCI Express systems, such as those found in desktop PCs, the PCI Express clocks are generated from a low bandwidth, high phase noise PLL frequency synthesizer. In these

文件：353.4 Kbytes 页数：17 Pages

RENESAS

瑞萨

Differential-to-0.7V HCSL Differential Jitter Attenuator

The 871002I-02 is a high performance Jitter Attenuator designed for use in PCI Express®™ systems. In some PCI Express® systems, such as those found in desktop PCs, the PCI Express® clocks are generated from a low bandwidth, high phase noise PLL frequency synthesizer. In these systems, a jitter atten Two 0.7V HCSL differential output pairs\nOne differential clock input\nCLK, nCLK can accept the following differential input levels: LVPECL, LVDS, HSTL, HCSL, SSTL\nInput frequency range: 98MHz to 128MHz\nOutput frequency range: 98MHz to 640MHz\nVCO range: 490MHz - 640MHz\nCycle-to-cycle jitter: 45p;

Renesas

瑞萨

QFN

IDT

上传：深圳市鼎欣微电子有限公司

MOLEX

莫仕

上传：深圳阅创想电子实业有限公司

MOLEX

莫仕

上传：深圳阅创想电子实业有限公司