LVCMOS Clock Generator

General Description The 870931I-01 is an LVCMOS clock generator that uses an internal phase lock loop (PLL) for frequency multiplication and to lock the low-skew outputs to the reference clock. The device offers six outputs. The PLL loop filter is completely internal and does not require exte

文件：408.87 Kbytes 页数：14 Pages

RENESAS

瑞萨

LVCMOS Clock Generator

The 870931I-01 is an LVCMOS clock generator that uses an internal phase lock loop (PLL) for frequency multiplication and to lock the low-skew outputs to the reference clock. The device offers six outputs. The PLL loop filter is completely internal and does not require external components. Several co ·Single-ended input reference clock\n·Six single-ended clock outputs\n·Internal PLL does not require external loop filter components\n·5V tolerant inputs\n·Maximum output frequency: 80MHz, (Q0:Q4 outputs)\n·Maximum output frequency: 40MHz, (Q/2 output)\n·LVCMOS interface levels for all inputs and ou;

Renesas

瑞萨

QFN

IDT

上传：深圳市鼎欣微电子有限公司

MOLEX

莫仕

上传：深圳阅创想电子实业有限公司

MOLEX

莫仕

上传：深圳阅创想电子实业有限公司