87002-02中文资料1:2, Differential-to-LVCMOS/LVTTL Zero Delay Clock Generator数据手册Renesas规格书

描述 Description

The 87002-02 is a highly versatile 1:2 Differential-to- LVCMOS/LVTTL Clock Generator. The 87002-02 has a differential clock input. The CLK, nCLK pair can accept most standard differential input levels. Internal bias on the nCLK input allows the CLK input to accept LVCMOS/LVTTL. The 87002-02 has a fully integrated PLL and can be configured as zero delay buffer, multiplier or divider and has an input and output frequency range of 15.625MHz to 250MHz. The reference divider, feedback divider and output divider are each programmable, thereby allowing for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8. The external feedback allows the device to achieve \"zero delay\" between the input clock and the output clocks. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the internal output dividers.

特性 Features

• Two LVCMOS/LVTTL outputs, 7? typical output impedance
• Internal bias on nCLK to support LVCMOS/LVTTL levels on CLK input
• Input frequency range: 15.625MHz to 250MHz
• External feedback for \"zero delay\" clock regeneration with configurable frequencies
• Fully integrated PLL
• Output skew: 35ps (maximum)
• Full 3.3V or 2.5V operating supply
• 0°C to 70°C ambient operating temperature
• Industrial temperature information available upon request