WAN PLL WITH DUAL REFERENCE INPUTS

FEATURES • Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum 3, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces • Supports ITU-T G.813 Option 1 clocks for 2048 kbit/s interfaces • Supports ITU-T G.812 Type IV clocks for 1544 kbit/s interface and 2048 kbit/s interfaces • Su

文件：1.47622 Mbytes 页数：30 Pages

RENESAS

瑞萨

WAN PLL WITH DUAL REFERENCE INPUTS

FEATURES • Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum 3, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces • Supports ITU-T G.813 Option 1 clocks for 2048 kbit/s interfaces • Supports ITU-T G.812 Type IV clocks for 1544 kbit/s interface and 2048 kbit/s interfaces • Su

文件：1.47622 Mbytes 页数：30 Pages

RENESAS

瑞萨

T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS

FEATURES • Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum 3, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces • Supports ITU-T G.813 Option 1 clocks • Supports ITU-T G.812 Type IV clocks • Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interface • Sele

文件：633.57 Kbytes 页数：33 Pages

RENESAS

瑞萨

T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS

FEATURES • Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum 3, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces • Supports ITU-T G.813 Option 1 clocks • Supports ITU-T G.812 Type IV clocks • Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interface • Sele

文件：633.57 Kbytes 页数：33 Pages

RENESAS

瑞萨

ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS

FEATURES • Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum 3, Stratum 4 Enhanced and Stratum 4 clock, OC-3 port and 155.52 Mbit/s application • Supports ITU-T G.813 Option 1 clocks • Supports ITU-T G.812 Type IV clocks • Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing fo

文件：576.74 Kbytes 页数：35 Pages

RENESAS

瑞萨

EBU WAN PLL

FEATURES HIGHLIGHTS • The first single PLL chip: - Features 0.1 Hz to 560 Hz bandwidth - Exceeds GR-253-CORE (OC-12) and ITU-T G.813 (STM-16/ Option I) jitter generation requirements - Provides node clocks for Cellular and WLL base-station (GSM and 3G networks) - Provides clocks for DSL ac

文件：1.27091 Mbytes 页数：124 Pages

RENESAS

瑞萨

WAN PLL

FEATURES HIGHLIGHTS • The first single PLL chip: • Features 0.5 mHz to 560 Hz bandwidth • Exceeds GR-253-CORE (OC-12) and ITU-T G.813 (STM-16/ Option I) jitter generation requirements • Provides node clocks for Cellular and WLL base-station (GSM and 3G networks) • Provides clocks for DSL a

文件：1.24182 Mbytes 页数：173 Pages

RENESAS

瑞萨

WAN PLL

FEATURES HIGHLIGHTS • The first single PLL chip: • Features 0.5 mHz to 560 Hz bandwidth • Exceeds GR-253-CORE (OC-12) and ITU-T G.813 (STM-16/ Option I) jitter generation requirements • Provides node clocks for Cellular and WLL base-station (GSM and 3G networks) • Provides clocks for DSL a

文件：1.24182 Mbytes 页数：173 Pages

RENESAS

瑞萨

WAN PLL

FEATURES HIGHLIGHTS • The first single PLL chip: • Features 0.5 mHz to 560 Hz bandwidth • Exceeds GR-253-CORE (OC-12) and ITU-T G.813 (STM-16/ Option I) jitter generation requirements • Provides node clocks for Cellular and WLL base-station (GSM and 3G networks) • Provides clocks for DSL a

文件：1.48614 Mbytes 页数：150 Pages

RENESAS

瑞萨

WAN PLL

HIGHLIGHTS • The first single PLL chip: • Features 0.5 mHz to 560 Hz bandwidth • Exceeds GR-253-CORE (OC-12) and ITU-T G.813 (STM-16/ Option I) jitter generation requirements • Provides node clocks for Cellular and WLL base-station (GSM and 3G networks) • Provides clocks for DSL access conc

文件：1.72308 Mbytes 页数：148 Pages

RENESAS

瑞萨