74HC75PW数据手册集成电路（IC）的锁存器规格书PDF

描述 Description

The 74HC75 is a quad bistable transparent latch with complementary outputs. Two latches are simultaneously controlled by one of two active HIGH enable inputs (LE12 and LE34). When LEnn is HIGH, the data enters the latches and appears at the nQ outputs. The nQ outputs follow the data inputs (nD) as long as LEnn is HIGH (transparent). The data on the nD inputs one set-up time prior to the HIGH-to-LOW transition of the LEnn will be stored in the latches. The latched outputs remain stable as long as the LEnn is LOW. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

特性 Features

• Complementary Q and Q outputs
• VCC and GND on the center pins
• Low-power dissipation
• Complies with JEDEC standard no. 7A
• Input levels:
• For 74HC75: CMOS level

• ESD protection:
• HBM EIA/JESD22-A114F exceeds 2000 V
• MM EIA/JESD22-A115-A exceeds 200 V

• Multiple package options
• Specified from -40 °C to +80 °C and from -40 °C to +125 °C