Dual D-Type Flip Flop Preset and Clear

文件：234.14 Kbytes 页数：9 Pages

TOSHIBA

东芝

CMOS Digital Integrated Circuit Silicon Monolithic Dual D-Type Flip Flop Preset and Clear

文件：312.68 Kbytes 页数：10 Pages

TOSHIBA

东芝

DUAL D-TYPE FLIP FLOP PRESET AND CLEAR

文件：236.41 Kbytes 页数：6 Pages

TOSHIBA

东芝

Dual D-type flip-flop with set and reset; positive-edge trigger

GENERAL DESCRIPTION The 74HC/HCT74 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Output capability: standard • ICC category: flip-flops

文件：120.16 Kbytes 页数：22 Pages

PHI

PHI

Dual D-type flip-flop with set and reset; positive edge-trigger

1. General description The 74HC74 and 74HCT74 are dual positive edge triggered D-type flip-flop. They have individual data (nD), clock (nCP), set (nSD) and reset (nRD) inputs, and complementary nQ and nQ outputs. Data at the nD-input, that meets the set-up and hold time requirements on the LOW-

文件：299.12 Kbytes 页数：19 Pages

NEXPERIA

安世