74F824资料datasheet下载原装现货飞利浦-114ic电子网

首页 >74F824>规格书列表

型号	下载订购	功能描述	制造商上传企业	LOGO
74F824	文件：140.22 Kbytes Page：18 Pages	Bus interface registers DESCRIPTION The 74F821 series bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of busses carrying parity. FEATURES • High speed parallel registers with positive edge-triggered D-t 文件：140.22 Kbytes 页数：18 Pages	PHI PHI	PHI
74F824	文件：300 bytes Page：1 Pages	Bus interface registers	恩XP	恩XP
N74F824D	文件：140.22 Kbytes Page：18 Pages	Bus interface registers DESCRIPTION The 74F821 series bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of busses carrying parity. FEATURES • High speed parallel registers with positive edge-triggered D-t 文件：140.22 Kbytes 页数：18 Pages	PHI PHI	PHI
N74F824N	文件：140.22 Kbytes Page：18 Pages	Bus interface registers DESCRIPTION The 74F821 series bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of busses carrying parity. FEATURES • High speed parallel registers with positive edge-triggered D-t 文件：140.22 Kbytes 页数：18 Pages	PHI PHI	PHI

更多74F824供应商更新时间2026-1-26 16:00:00