Parallel D-Type Register with Enable

General Description The 74F378 is a 6-bit register with a buffered common Enable. This device is similar to the 74F174, but with common Enable rather than common Master Reset. Features ■ 6-bit high-speed parallel register ■ Positive edge-triggered D-type inputs ■ Fully buffered common clock

文件：56.66 Kbytes 页数：6 Pages

FAIRCHILD

仙童半导体

Parallel D Register with Enable

文件：166.93 Kbytes 页数：8 Pages

NSC

国半

Parallel D Register with Enable

文件：166.93 Kbytes 页数：8 Pages

NSC

国半

Parallel D-Type Register with Enable

General Description The 74F378 is a 6-bit register with a buffered common Enable. This device is similar to the 74F174, but with common Enable rather than common Master Reset. Features ■ 6-bit high-speed parallel register ■ Positive edge-triggered D-type inputs ■ Fully buffered common clock

文件：56.66 Kbytes 页数：6 Pages

FAIRCHILD

仙童半导体

Hex D flip-flop with enable

DESCRIPTION The 74F378 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Enable (E) input is Low. The register is fully edge-triggered. The state of each D input, one setup time befor

文件：81.68 Kbytes 页数：10 Pages

PHI

PHI