首页 >74F112SJ_Q>规格书列表

零件编号下载&订购功能描述制造商&上传企业LOGO

74F112

DualJKNegativeEdge-TriggeredFlip-Flop

GeneralDescription The74F112containstwoindependent,high-speedJKflipflopswithDirectSetandClearinputs.Synchronousstatechangesareinitiatedbythefallingedgeoftheclock.Triggeringoccursatavoltageleveloftheclockandisnotdirectlyrelatedtothetransitiontime.TheJ

FairchildFairchild Semiconductor

仙童半导体飞兆/仙童半导体公司

74F112

DualJKNegativeEdge-TriggeredFlip-Flop

FairchildFairchild Semiconductor

仙童半导体飞兆/仙童半导体公司

74F112

DualJ-Knegativeedge-triggeredflip-flop

DESCRIPTION The74F112,DualNegativeEdge-TriggeredJK-TypeFlip-Flop,featureindividualJ,K,Clock(CPn),Set(SD)andReset(RD)inputs,true(Qn)andcomplementary(Qn)outputs. TheSDandRDinputs,whenLow,setorresettheoutputsasshownintheFunctionTable,regardlessofthelevel

PhilipsROYAL PHILIPS

飞利浦荷兰皇家飞利浦

74F112PC

DualJKNegativeEdge-TriggeredFlip-Flop

GeneralDescription The74F112containstwoindependent,high-speedJKflipflopswithDirectSetandClearinputs.Synchronousstatechangesareinitiatedbythefallingedgeoftheclock.Triggeringoccursatavoltageleveloftheclockandisnotdirectlyrelatedtothetransitiontime.TheJ

FairchildFairchild Semiconductor

仙童半导体飞兆/仙童半导体公司

74F112PC

DualJKNegativeEdge-TriggeredFlip-Flop

FairchildFairchild Semiconductor

仙童半导体飞兆/仙童半导体公司

74F112SC

DualJKNegativeEdge-TriggeredFlip-Flop

FairchildFairchild Semiconductor

仙童半导体飞兆/仙童半导体公司

74F112SC

DualJKNegativeEdge-TriggeredFlip-Flop

GeneralDescription The74F112containstwoindependent,high-speedJKflipflopswithDirectSetandClearinputs.Synchronousstatechangesareinitiatedbythefallingedgeoftheclock.Triggeringoccursatavoltageleveloftheclockandisnotdirectlyrelatedtothetransitiontime.TheJ

FairchildFairchild Semiconductor

仙童半导体飞兆/仙童半导体公司

74F112SJ

DualJKNegativeEdge-TriggeredFlip-Flop

GeneralDescription The74F112containstwoindependent,high-speedJKflipflopswithDirectSetandClearinputs.Synchronousstatechangesareinitiatedbythefallingedgeoftheclock.Triggeringoccursatavoltageleveloftheclockandisnotdirectlyrelatedtothetransitiontime.TheJ

FairchildFairchild Semiconductor

仙童半导体飞兆/仙童半导体公司

74F112SJ

DualJKNegativeEdge-TriggeredFlip-Flop

FairchildFairchild Semiconductor

仙童半导体飞兆/仙童半导体公司

I74F112D

DualJ-Knegativeedge-triggeredflip-flop

DESCRIPTION The74F112,DualNegativeEdge-TriggeredJK-TypeFlip-Flop,featureindividualJ,K,Clock(CPn),Set(SD)andReset(RD)inputs,true(Qn)andcomplementary(Qn)outputs. TheSDandRDinputs,whenLow,setorresettheoutputsasshownintheFunctionTable,regardlessofthelevel

PhilipsROYAL PHILIPS

飞利浦荷兰皇家飞利浦

I74F112N

DualJ-Knegativeedge-triggeredflip-flop

DESCRIPTION The74F112,DualNegativeEdge-TriggeredJK-TypeFlip-Flop,featureindividualJ,K,Clock(CPn),Set(SD)andReset(RD)inputs,true(Qn)andcomplementary(Qn)outputs. TheSDandRDinputs,whenLow,setorresettheoutputsasshownintheFunctionTable,regardlessofthelevel

PhilipsROYAL PHILIPS

飞利浦荷兰皇家飞利浦

MC74F112

DUALJKNEGATIVEEDGE-TRIGGEREDFLIP-FLOP

TheMC74F112containstwoindependent,high-speedJKflip-flopswithDirectSetandClearinputs.Synchronousstatechangesareinitiatedbythefallingedgeoftheclock.Triggeringoccursatavoltageleveloftheclockandisnotdirectlyrelatedtothetransitiontime.TheJandKinputscanc

MotorolaMotorola, Inc

摩托罗拉

MC74F112D

DUALJKNEGATIVEEDGE-TRIGGEREDFLIP-FLOP

TheMC74F112containstwoindependent,high-speedJKflip-flopswithDirectSetandClearinputs.Synchronousstatechangesareinitiatedbythefallingedgeoftheclock.Triggeringoccursatavoltageleveloftheclockandisnotdirectlyrelatedtothetransitiontime.TheJandKinputscanc

MotorolaMotorola, Inc

摩托罗拉

MC74F112J

DUALJKNEGATIVEEDGE-TRIGGEREDFLIP-FLOP

TheMC74F112containstwoindependent,high-speedJKflip-flopswithDirectSetandClearinputs.Synchronousstatechangesareinitiatedbythefallingedgeoftheclock.Triggeringoccursatavoltageleveloftheclockandisnotdirectlyrelatedtothetransitiontime.TheJandKinputscanc

MotorolaMotorola, Inc

摩托罗拉

MC74F112N

DUALJKNEGATIVEEDGE-TRIGGEREDFLIP-FLOP

TheMC74F112containstwoindependent,high-speedJKflip-flopswithDirectSetandClearinputs.Synchronousstatechangesareinitiatedbythefallingedgeoftheclock.Triggeringoccursatavoltageleveloftheclockandisnotdirectlyrelatedtothetransitiontime.TheJandKinputscanc

MotorolaMotorola, Inc

摩托罗拉

N74F112D

DualJ-Knegativeedge-triggeredflip-flop

DESCRIPTION The74F112,DualNegativeEdge-TriggeredJK-TypeFlip-Flop,featureindividualJ,K,Clock(CPn),Set(SD)andReset(RD)inputs,true(Qn)andcomplementary(Qn)outputs. TheSDandRDinputs,whenLow,setorresettheoutputsasshownintheFunctionTable,regardlessofthelevel

PhilipsROYAL PHILIPS

飞利浦荷兰皇家飞利浦

N74F112N

DualJ-Knegativeedge-triggeredflip-flop

DESCRIPTION The74F112,DualNegativeEdge-TriggeredJK-TypeFlip-Flop,featureindividualJ,K,Clock(CPn),Set(SD)andReset(RD)inputs,true(Qn)andcomplementary(Qn)outputs. TheSDandRDinputs,whenLow,setorresettheoutputsasshownintheFunctionTable,regardlessofthelevel

PhilipsROYAL PHILIPS

飞利浦荷兰皇家飞利浦

SN74F112

DUALNEGATIVE-EDGE-TRIGGEREDJ-KFLIP-FLOPWITHCLEARANDPRESET

TITexas Instruments

德州仪器美国德州仪器公司

SN74F112D

DUALNEGATIVE-EDGE-TRIGGEREDJ-KFLIP-FLOPWITHCLEARANDPRESET

TITexas Instruments

德州仪器美国德州仪器公司

SN74F112D

DUALNEGATIVE-EDGE-TRIGGEREDJ-KFLIP-FLOP

TI1Texas Instruments(TI)

德州仪器德州仪器 (TI)

详细参数

  • 型号:

    74F112SJ_Q

  • 功能描述:

    触发器 Dual J-K Flip-Flop

  • RoHS:

  • 制造商:

    Texas Instruments

  • 电路数量:

    2

  • 逻辑系列:

    SN74

  • 逻辑类型:

    D-Type Flip-Flop

  • 极性:

    Inverting, Non-Inverting

  • 输入类型:

    CMOS

  • 传播延迟时间:

    4.4 ns

  • 高电平输出电流:

    - 16 mA

  • 低电平输出电流:

    16 mA

  • 电源电压-最大:

    5.5 V

  • 最大工作温度:

    + 85 C

  • 安装风格:

    SMD/SMT

  • 封装/箱体:

    X2SON-8

  • 封装:

    Reel

供应商型号品牌批号封装库存备注价格
FAI
07+
52SOP14
30000
询价
NS
2339+
DIP
25843
公司原厂原装现货假一罚十!特价出售!强势库存!
询价
FAIRCHICD
2017+
SOP-16
32568
深圳代理原装现货进口库存(香港-日本-台湾)开17点增票
询价
NS
97
SOIC/5.2mm
3110
原装现货海量库存欢迎咨询
询价
NS
22+
SOP5.2
2987
绝对全新原装现货供应!
询价
FSC/ON
23+
原包装原封□□
11006
原装进口特价供应QQ1304306553更多详细咨询库存
询价
原厂
2020+
2000
百分百原装正品 真实公司现货库存 本公司只做原装 可
询价
23+
N/A
90550
正品授权货源可靠
询价
NS
2021+
DIP
6540
原装现货/欢迎来电咨询
询价
ON Semiconductor
21+
16-SOIC(0.209
56300
询价
更多74F112SJ_Q供应商 更新时间2024-5-1 16:30:00