64K x 32 3.3V Synchronous SRAM Pipelined Outputs Burst Counter, Single Cycle Deselect

Features ◆ 64K x 32 memory configuration ◆ Supports high system speed: Commercial and Industrial: – 5 5ns clock access time (100 MHz) – 6 6ns clock access time (83 MHz) – 7 7ns clock access time (66 MHz) ◆ Single-cycle deselect functionality ◆ LBO input selects interleaved or linear burst

文件：268.92 Kbytes 页数：19 Pages

RENESAS

瑞萨

3.3V 64K x 32 Synchronous PipeLined Burst SRAM

The 71V6323.3V CMOS SRAM is organized as 64K x 32. The pipelined burst architecture provides cost-effective 3-1-1-1 secondary cache performance for processors up to 117MHz. The 71V632 SRAM contains write, data, address, and control registers. The burst mode feature offers the highest level of perfor • High system speed 4.5ns clock access time (117 MHz)\n•Single-cycle deselect functionality (Compatible with\n• Micron Part # MT58LC64K32D7LG-XX)\n•LBO input selects interleaved or linear burst mode\n•Self-timed write cycle with global write control (GW), byte\n• write enable (BWE), and byte writes ;

Renesas

瑞萨

64K x 32 3.3V Synchronous SRAM Pipelined Outputs Burst Counter, Single Cycle Deselect

Features ◆ 64K x 32 memory configuration ◆ Supports high system speed: Commercial and Industrial: – 5 5ns clock access time (100 MHz) – 6 6ns clock access time (83 MHz) – 7 7ns clock access time (66 MHz) ◆ Single-cycle deselect functionality ◆ LBO input selects interleaved or linear burst

文件：268.92 Kbytes 页数：19 Pages

RENESAS

瑞萨

64K x 32 3.3V Synchronous SRAM Pipelined Outputs Burst Counter, Single Cycle Deselect

Features ◆ 64K x 32 memory configuration ◆ Supports high system speed: Commercial and Industrial: – 5 5ns clock access time (100 MHz) – 6 6ns clock access time (83 MHz) – 7 7ns clock access time (66 MHz) ◆ Single-cycle deselect functionality ◆ LBO input selects interleaved or linear burst

文件：268.92 Kbytes 页数：19 Pages

RENESAS

瑞萨

64K x 32 3.3V Synchronous SRAM Pipelined Outputs Burst Counter, Single Cycle Deselect

Features ◆ 64K x 32 memory configuration ◆ Supports high system speed: Commercial and Industrial: – 5 5ns clock access time (100 MHz) – 6 6ns clock access time (83 MHz) – 7 7ns clock access time (66 MHz) ◆ Single-cycle deselect functionality ◆ LBO input selects interleaved or linear burst

文件：268.92 Kbytes 页数：19 Pages

RENESAS

瑞萨

64K x 32 3.3V Synchronous SRAM Pipelined Outputs Burst Counter, Single Cycle Deselect

Features ◆ 64K x 32 memory configuration ◆ Supports high system speed: Commercial and Industrial: – 5 5ns clock access time (100 MHz) – 6 6ns clock access time (83 MHz) – 7 7ns clock access time (66 MHz) ◆ Single-cycle deselect functionality ◆ LBO input selects interleaved or linear burst

文件：268.92 Kbytes 页数：19 Pages

RENESAS

瑞萨

64K x 32 3.3V Synchronous SRAM Pipelined Outputs Burst Counter, Single Cycle Deselect

Features ◆ 64K x 32 memory configuration ◆ Supports high system speed: Commercial and Industrial: – 5 5ns clock access time (100 MHz) – 6 6ns clock access time (83 MHz) – 7 7ns clock access time (66 MHz) ◆ Single-cycle deselect functionality ◆ LBO input selects interleaved or linear burst

文件：268.92 Kbytes 页数：19 Pages

RENESAS

瑞萨

64K x 32 3.3V Synchronous SRAM Pipelined Outputs Burst Counter, Single Cycle Deselect

Features ◆ 64K x 32 memory configuration ◆ Supports high system speed: Commercial and Industrial: – 5 5ns clock access time (100 MHz) – 6 6ns clock access time (83 MHz) – 7 7ns clock access time (66 MHz) ◆ Single-cycle deselect functionality ◆ LBO input selects interleaved or linear burst

文件：268.92 Kbytes 页数：19 Pages

RENESAS

瑞萨

64K x 32 3.3V Synchronous SRAM Pipelined Outputs Burst Counter, Single Cycle Deselect

Features ◆ 64K x 32 memory configuration ◆ Supports high system speed: Commercial and Industrial: – 5 5ns clock access time (100 MHz) – 6 6ns clock access time (83 MHz) – 7 7ns clock access time (66 MHz) ◆ Single-cycle deselect functionality ◆ LBO input selects interleaved or linear burst

文件：268.92 Kbytes 页数：19 Pages

RENESAS

瑞萨

64K x 32 3.3V Synchronous SRAM Pipelined Outputs Burst Counter, Single Cycle Deselect

Features ◆ 64K x 32 memory configuration ◆ Supports high system speed: Commercial and Industrial: – 5 5ns clock access time (100 MHz) – 6 6ns clock access time (83 MHz) – 7 7ns clock access time (66 MHz) ◆ Single-cycle deselect functionality ◆ LBO input selects interleaved or linear burst

文件：268.92 Kbytes 页数：19 Pages

RENESAS

瑞萨