丝印：3340TTTT；Package：16-QFN；Low-Jitter LVDS Fanout Clock Buffers

FEATURES • Ultra-low additive jitter: 50 fs rms • Built-in LDOs for high PSRR performance • Up to 10 LVDS Outputs • Any-format Inputs (LVPECL, Low-Power LVPECL, LVDS, CML, HCSL, LVCMOS) • Wide frequency range: dc to 1250 MHz • Output Enable option • Multiple configuration options • 2:1 In

文件：2.24064 Mbytes 页数：38 Pages

SKYWORKS

思佳讯