Single-Channel UARTs with Selectable Bus Interfaces

文件：755.02 Kbytes 页数：2 Pages

EXAR

艾科嘉

8-bit (Intel/Motorola/VLIO) UART with 128-Byte FIFO and Integrated Level Shifters

The XR16M890¹ (M890) is a single-channel Universal Asynchronous Receiver and Transmitter (UART) with integrated level shifters and 128 bytes of transmit and receive FIFOs.\nFor flexibility in a mixed voltage environment, the M890 has 4 VCC pins. There is a VCC pin for the core, a VCC pin for the UAR ·Integrated Level Shifters on CPU interface, UART and GPIO signals\n·Intel/Motorola/VLIO Bus Interface select\n·’0’ ns address setup/hold times\n·’0’ ns data hold time\n·24 Mbps maximum UART data rate\n·Up to 16 GPIOs\n·128-Bytes TX and RX FIFOs\n·Programmable TX/RX trigger levels\n·TX/RX FIFO Level;

MaxLinear

迈凌

UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS

文件：1.32116 Mbytes 页数：63 Pages

EXAR

艾科嘉

UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS

文件：1.32116 Mbytes 页数：63 Pages

EXAR

艾科嘉

UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS

文件：1.32116 Mbytes 页数：63 Pages

EXAR

艾科嘉

UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS

文件：1.32116 Mbytes 页数：63 Pages

EXAR

艾科嘉

Single-Channel UARTs with Selectable Bus Interfaces

文件：755.02 Kbytes 页数：2 Pages

EXAR

艾科嘉

UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS

文件：1.32116 Mbytes 页数：63 Pages

EXAR

艾科嘉

UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS

文件：1.32116 Mbytes 页数：63 Pages

EXAR

艾科嘉

UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS

文件：1.32116 Mbytes 页数：63 Pages

EXAR

艾科嘉