Double Data Rate architecture: two data transfers per clock cycle

GENERAL DESCRIPTION The W631GG6KB is a 1G bits DDR3 SDRAM, organized as 8,388,608 words x 8 banks x 16 bits. This device achieves high speed transfer rates up to 1866 Mb/sec/pin (DDR3-1866) for various applications. W631GG6KB is sorted into the following speed grades: -11, -12, 12I, 12A, 12K -1

文件：3.6109 Mbytes 页数：158 Pages

WINBOND

华邦电子

1-Gbit GDDR3 Graphics SDRAM

GENERAL DESCRIPTION The W641GG2JB 1-Gbit GDDR3 GRAPHICS SDRAM is a high speed dynamic random-access memory designed for applications requiring high bandwidth. It contains 1,073,741,824 bits. The device can be configured to operate in two different modes: • in 2-CS mode the chip is organized

文件：1.88868 Mbytes 页数：109 Pages

WINBOND

华邦电子

1-Gbit GDDR3 Graphics SDRAM

GENERAL DESCRIPTION The W641GG2JB 1-Gbit GDDR3 GRAPHICS SDRAM is a high speed dynamic random-access memory designed for applications requiring high bandwidth. It contains 1,073,741,824 bits. The device can be configured to operate in two different modes: • in 2-CS mode the chip is organized

文件：1.88868 Mbytes 页数：109 Pages

WINBOND

华邦电子

Microprocessor

The W65C02S is a low power cost sensitive 8-bit microprocessor. The W65C02S is a fully static core and the PHI2 clock can be stopped when it is in the high (logic 1) or low (logic 0) state. The variable length instruction set and manually optimized core size makes the W65C02S an excellent choice f

文件：1.01199 Mbytes 页数：40 Pages

ETCList of Unclassifed Manufacturers

未分类制造商

Microprocessor

The W65C02S is a low power cost sensitive 8-bit microprocessor. The W65C02S is a fully static core and the PHI2 clock can be stopped when it is in the high (logic 1) or low (logic 0) state. The variable length instruction set and manually optimized core size makes the W65C02S an excellent choice f

文件：1.01199 Mbytes 页数：40 Pages

ETCList of Unclassifed Manufacturers

未分类制造商

Microprocessor

The W65C02S is a low power cost sensitive 8-bit microprocessor. The W65C02S is a fully static core and the PHI2 clock can be stopped when it is in the high (logic 1) or low (logic 0) state. The variable length instruction set and manually optimized core size makes the W65C02S an excellent choice f

文件：1.01199 Mbytes 页数：40 Pages

ETCList of Unclassifed Manufacturers

未分类制造商

Microprocessor

The W65C02S is a low power cost sensitive 8-bit microprocessor. The W65C02S is a fully static core and the PHI2 clock can be stopped when it is in the high (logic 1) or low (logic 0) state. The variable length instruction set and manually optimized core size makes the W65C02S an excellent choice f

文件：1.01199 Mbytes 页数：40 Pages

ETCList of Unclassifed Manufacturers

未分类制造商

Microprocessor

The W65C02S is a low power cost sensitive 8-bit microprocessor. The W65C02S is a fully static core and the PHI2 clock can be stopped when it is in the high (logic 1) or low (logic 0) state. The variable length instruction set and manually optimized core size makes the W65C02S an excellent choice f

文件：1.01199 Mbytes 页数：40 Pages

ETCList of Unclassifed Manufacturers

未分类制造商

Microprocessor

The W65C02S is a low power cost sensitive 8-bit microprocessor. The W65C02S is a fully static core and the PHI2 clock can be stopped when it is in the high (logic 1) or low (logic 0) state. The variable length instruction set and manually optimized core size makes the W65C02S an excellent choice f

文件：1.01199 Mbytes 页数：40 Pages

ETCList of Unclassifed Manufacturers

未分类制造商

Microprocessor

The W65C02S is a low power cost sensitive 8-bit microprocessor. The W65C02S is a fully static core and the PHI2 clock can be stopped when it is in the high (logic 1) or low (logic 0) state. The variable length instruction set and manually optimized core size makes the W65C02S an excellent choice f

文件：1.01199 Mbytes 页数：40 Pages

ETCList of Unclassifed Manufacturers

未分类制造商