首页>V62SLASH18602-01XE>规格书详情

V62SLASH18602-01XE中文资料德州仪器数据手册PDF规格书

V62SLASH18602-01XE
厂商型号

V62SLASH18602-01XE

功能描述

LMK04828-EP Ultra-Low-Noise, JESD204B-Compliant Clock Jitter Cleaner

文件大小

1.76875 Mbytes

页面数量

102

生产厂商 Texas Instruments
企业简称

TI德州仪器

中文名称

美国德州仪器公司官网

原厂标识
数据手册

下载地址一下载地址二到原厂下载

更新时间

2025-6-26 14:12:00

人工找货

V62SLASH18602-01XE价格和库存,欢迎联系客服免费人工找货

V62SLASH18602-01XE规格书详情

1 Features

1• EP Features

– Gold Bondwires

– Temperature Range: –55 to +105 °C

– Lead Finish SnPb

• Maximum Distribution Frequency: 3.2 GHz

• JESD204B Support

• Ultra-Low RMS Jitter

– 88-fs RMS Jitter (12 kHz to 20 MHz)

– 91-fs RMS Jitter (100 Hz to 20 MHz)

– –162.5 dBc/Hz Noise Floor at 245.76 MHz

• Up to 14 Differential Device Clocks From PLL2

– Up to 7 SYSREF Clocks

– Maximum Clock Output Frequency 3.2 GHz

– LVPECL, LVDS, HSDS, LCPECL

Programmable Outputs From PLL2

• Up to 1 Buffered VCXO/Crystal Output From PLL1

– LVPECL, LVDS, 2xLVCMOS Programmable

• Multi-Mode: Dual PLL, Single PLL, and Clock

Distribution

• Dual Loop PLLatinum™ PLL Architecture

• PLL1

– Up to 3 Redundant Input Clocks

– Automatic and Manual Switchover Modes

– Hitless Switching and LOS

– Integrated Low-Noise Crystal Oscillator Circuit

– Holdover Mode When Input Clocks are Lost

• PLL2

– Normalized [1 Hz] PLL Noise Floor of

–227 dBc/Hz

– Phase Detector Rate up to 155 MHz

– OSCin Frequency-Doubler

– Two Integrated Low-Noise VCOs

• 50% Duty Cycle Output Divides, 1 to 32

(Even and Odd)

• Precision Digital Delay, Dynamically Adjustable

• 25-ps Step Analog Delay

• 3.15-V to 3.45-V Operation

• Package: 64-Pin WQFN (9.0 mm × 9.0 mm × 0.8

mm)

2 Applications

• Wireless Infrastructure

• Data Converter Clocking

• Networking, SONET/SDH, DSLAM

• Medical / Video / Military / Aerospace

• Test and Measurement

3 Description

The LMK04828-EP device is the industry's highest

performance clock conditioner with JESD204B

support.

The 14 clock outputs from PLL2 can be configured to

drive seven JESD204B converters or other logic

devices using device and SYSREF clocks. SYSREF

can be provided using both DC and AC coupling. Not

limited to JESD204B applications, each of the 14

outputs can be individually configured as highperformance

outputs for traditional clocking systems.

The high performance combined with features like the

ability to trade off between power or performance,

dual VCOs, dynamic digital delay, holdover, and

glitchless analog delay make the LMK04828-EP ideal

for providing flexible high-performance clocking trees.

供应商 型号 品牌 批号 封装 库存 备注 价格
NULL
23+
TO92
8650
受权代理!全新原装现货特价热卖!
询价
21+
TO-223
9852
只做原装正品现货!或订货假一赔十!
询价
UEM
2223+
SOT-223
26800
只做原装正品假一赔十为客户做到零风险
询价
2022+
TO-223
10000
原厂代理 终端免费提供样品
询价
24+
SOT23-5L
8500
询价
24+
SOT5
3629
原装优势!房间现货!欢迎来电!
询价
45
公司优势库存 热卖中!
询价
2023+
13000
进口原装现货
询价
UEM
24+
SOT23-5
20000
全新原厂原装,进口正品现货,正规渠道可含税!!
询价
24+
TO92
1025
大批量供应优势库存热卖
询价