BIPOLAR ANALOG INTEGRATED CIRCUIT

FEATURES • Stable operation with 220 pF capacitive load • Low input offset voltage and offset voltage null capability ±2.5 mV (MAX.) ±7 mV/°C (TYP.) temperature drift • Very low input bias and offset currents

文件：290.91 Kbytes 页数：14 Pages

RENESAS

瑞萨

J-FET INPUT LOW-OFFSET OPERATIONAL AMPLIFIER

文件：90.69 Kbytes 页数：12 Pages

NEC

瑞萨

J-FET INPUT LOW-OFFSET OPERATIONAL AMPLIFIER

The µPC4093 operational amplifier is a high-speed version of the µPC4091. NEC's unique high-speed PNP transistor (fT= 300 MHz) in the output stage realizes a high slew rate of 25 V/µs under voltage-follower conditions without an oscillation problem. Zener-zap resistor trimming in the input stage pro • Stable operation with 220 pF capacitive load\n• Low input offset voltage and offset voltage null capability ±2.5 mV (MAX.) ±7 µV/°C (TYP.) temperature drift\n• Very low input bias and offset currents\n• Low noise : en= 19 nV/ √Hz (TYP.)\n• Output short circuit protection\n• High input impedance ..;

Renesas

瑞萨

BIPOLAR ANALOG INTEGRATED CIRCUIT

FEATURES • Stable operation with 220 pF capacitive load • Low input offset voltage and offset voltage null capability ±2.5 mV (MAX.) ±7 mV/°C (TYP.) temperature drift • Very low input bias and offset currents

文件：290.91 Kbytes 页数：14 Pages

RENESAS

瑞萨

BIPOLAR ANALOG INTEGRATED CIRCUIT

FEATURES • Stable operation with 220 pF capacitive load • Low input offset voltage and offset voltage null capability ±2.5 mV (MAX.) ±7 mV/°C (TYP.) temperature drift • Very low input bias and offset currents

文件：290.91 Kbytes 页数：14 Pages

RENESAS

瑞萨

J-FET INPUT LOW-OFFSET OPERATIONAL AMPLIFIER

文件：90.69 Kbytes 页数：12 Pages

NEC

瑞萨

J-FET INPUT LOW-OFFSET OPERATIONAL AMPLIFIER

文件：90.69 Kbytes 页数：12 Pages

NEC

瑞萨

General-purpose Linear-Operational Amplifiers (op-amp)

Renesas

瑞萨

General-purpose Linear-Operational Amplifiers (op-amp)

Renesas

瑞萨