Low power single CMOS timer

Description The TS555 is a single CMOS timer with a very low consumption: (Icc(TYP) TS555 = 110 µA at VCC = +5 V versus Icc(TYP)NE555 = 3 mA), and high frequency: (ff(max.) TS555 = 2.7 MHz versus f(max) NE555 = 0.1 MHz). Timing remains accurate in both monostable and astable mode. The TS555

文件：234.3 Kbytes 页数：20 Pages

STMICROELECTRONICS

意法半导体

Current Regulator Diode

Features • InterFET N0016H Geometry • Low Noise: 5 nV/√Hz Typical • Low Capacitance: 2pF Typical • RoHS Compliant • SMT, TH, and Bare Die Package options. Applications • Current Regulation • Current Limiting • Biasing Description The 50V InterFET U553, U554, and U555 JFET’s are tar

文件：482.55 Kbytes 页数：3 Pages

INTERFET

SINGLE TIMING CIRCUIT

GENERAL DESCRIPTION - The I'A555 Timing Circuit is a very stable controller for producing accurate time delays or oscillations. In the time delay mode, the delay time is precisely controlled by one external resistor and one capacitor; in the oscillator mode, the frequency and duty cycle are both

文件：270.82 Kbytes 页数：5 Pages

FAIRCHILD

仙童半导体

SINGLE TIMING CIRCUIT

GENERAL DESCRIPTION - The I'A555 Timing Circuit is a very stable controller for producing accurate time delays or oscillations. In the time delay mode, the delay time is precisely controlled by one external resistor and one capacitor; in the oscillator mode, the frequency and duty cycle are both

文件：270.82 Kbytes 页数：5 Pages

FAIRCHILD

仙童半导体