首页>TPMC554-10R>规格书详情
TPMC554-10R中文资料TEWS数据手册PDF规格书
TPMC554-10R规格书详情
Application Information
The TPMC554 is a standard single-wide 32 bit PMC module and provides 32/16 channels of 16 bit analog outputs. All signals are accessible through a HD68 SCSI-3 type front I/O connector.
The software selectable output voltage ranges are 0V-5V, 0V-10V, 0V-10.8V, ±5V, ±10V and ±10.8V. The output voltage range can be set individually per channel. The conversion time is typ. 10μs and the DAC outputs are capable to drive a load of 2kΩ, with a capacitance up to 4000pF.
Besides of an individual channel update, the double buffered DACs allow simultaneous update of all channels. Additionally a sequencer on the TPMC554 allows updating enabled channels periodically with a sequence timer range that extends from 10μs to 11.93h.
In addition to the double buffered distributed RAM inside the FPGA the TPMC554 provides 2 M x 16 bit external SRAM to store values that are known in advance. This feature can also be used to periodically output any kind of waveform or bit pattern. The size of the FIFO for each DAC channel is adjustable.
Each TPMC554 is factory calibrated. The calibration information is stored in an on board serial EEPROM unique to each PMC module.
Software Support (TDRV016-SW-xx) is available for different operating systems.