首页>TPMC530-DOC>规格书详情
TPMC530-DOC中文资料TEWS数据手册PDF规格书
TPMC530-DOC规格书详情
Application Information
The TPMC530 is a standard single width 32 bit PMC with
faceplate I/O. The TPMC530-10R provides 16 channels of
isolated 16 bit simultaneous sampling analog input and 8
channels of isolated 16 bit simultaneous update analog
output. The TPMC530-20R provides 8 ADC channels and
4 DAC channels. All signals are accessible through a
HD50 SCSI-2 type front I/O connector.
The ADC offers true differential inputs with software
selectable ±5 V and ±10 V bipolar input voltage ranges
(one setting for all channels). The sampling rate is up to
200 kSPS and the ADC offers an oversampling capability
with digital filter.
The DAC offers software selectable 0-5 V, 0-10 V, ±5 V
and ±10 V output voltage ranges (one setting for all
channels). The conversion time is typ. 10 μs and the DAC
outputs are capable to drive a load of 2 kΩ, with a
capacitance up to 4000 pF.
Both ADC and DAC offer programmable sample clocks.
External synchronization is possible with a Trigger/Sync
RS485 I/O.
Each ADC / DAC provides a 1024 sample input / output
FIFO with programmable trigger levels. Data transfer on
the PCI bus is handled by TPMC530 initiated scattergather
DMA cycles with minimum host/CPU intervention.
Each TPMC530 is factory calibrated. The calibration can
be automatically applied to data written to and read from
the TPMC530.
Software Support (TDRV021-SW-xx) is available for
different operating systems.