首页>TC358840XBG>规格书详情
TC358840XBG中文资料PDF规格书
TC358840XBG规格书详情
Features
● HDMI-RX Interface
HDMI 1.4b
- Video Formats Support (Up to 4K×2K / 30fps),
maximum 24 bps (bit-per-pixel) no deep color
support
RGB, YCbCr444: 24-bpp
YCbCr422: 24-bpp
- Color Conversion
4:2:2 to 4:4:4 is supported
4:4:4: to 4:2:2 is supported
RGB888 to YCbCr (4:4:4 / 4:2:2) is
supported
YCbCr (4:4:4 / 4:2:2) to RGB888/666 is
supported
Note: for RGB666 (R=R[5:0],2'b00,
G=G[5:0],2'b00, B=G[5:0],2'b00)
- Maximum HDMI clock speed: 297 MHz
- Audio Supports
Internal Audio PLL to track N/CTS value
transmitted by the ACR packet.
- 3D Support
- Support HDCP1.4 decryptions (optional)
- EDID Support, Release A, Revision 1 (Feb 9,
2000)
First 128 byte (EDID 1.3 structure)
First E-EDID Extension: 128 bytes of CEA
Extension version 3 (specified in
CEA-861-D)
Embedded 1K-byte SRAM (EDID_SRAM)
Does not support Audio Return Path and HDMI
Ethernet Channels
● CSI-2 TX Interface (This function is supported
only by TC358840XBG )
MIPI CSI-2 compliant (Version 1.01 Revision
0.04 – 2 April 2009)
Dual links CSI-2 (CSI0 and CSI1), each link
supports 4 data lanes @ 1 Gbps/data lane
- CSI0 carries the left half data of HDMI Rx
video stream and CSI1 carries the right one at
the default configuration.
- Left or right data can be
assigned/programmed to either CSI-2 Tx link
- The maximum length of each half is limited to
2048-pixel, CSI0 data length could be
different from that of CSI1's
- The maximum Hsync skew between CSI0
and CSI1 can be less than 10 ByteClk
Single link CSI-2, maximum horizontal pixel
width
- 2558 pixels (24-bit per pixel)
- 3411 pixels (16-bit per pixel)
HDMI InfoFrame data can be transmit over MIPI
CSI-2 at the beginning of each frame (after FS
short packet)
Supports video data formats
- RGB666, RGB888, YCbCr444, YCbCr 422
24-bit and YCbCr 422 16-bit
- YCbCr inputs can be converted into RGB
before outputting and vice versa.
● I2C Interface
Support for normal (100 kHz), fast mode (400
kHz) and ultrafast mode (2 MHz)
Slave Mode
- To be used by an external Master to configure
all TC358840XBG internal registers, including
EDID_SRAM and panel control
- Support 2 I2C Slave Addresses (0x0F &
0x1F) selected through boot-strap pin (INT)
● Audio Output Interface
Up to four I2S data lines for supporting
multi-Channel audio data (5.1 and 7.1)
Maximum audio sample frequency supported is
192 kHz @8 CH
Support 16, 18, 20 or 24-bit data (depend on
HDMI input stream)
Support Master Clock output only
Support 32 bit-wide time-slot only
Output Audio Over Sampling clock (256fs)
Either I2S or TDM Audio interface available
(pins are multiplexed)
I2S Audio Interface
- Support Left or Right-justify with MSB first
TDM (Time Division Multiplexed) Audio
Interface
- Fixed to 8 channels (depend on HDMI input
stream)
Digital Audio Interface
- Supports HBR audio stream split across 4 I2S
lines if bandwidth higher than 12 MHz
● InfraRed (IR)
Support NEC InfraRed protocol.
● Power supply inputs
Core: 1.15V
MIPI D-PHY: 1.2V
I/O: 1.8V, 3.3V
HDMI: 3.3V
APLL: 3.3V
● Power Consumption during typical
operations
1920×1080 @60 fps: 420 mW (Dual D-PHY
link)
2560×1600 @60 fps: 504 mW (Dual D-PHY
link)
3840×2160 @30 fps: 520 mW (Dual D-PHY
link)
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
TOSHIBA(东芝) |
23+ |
NA |
26094 |
10年以上分销经验原装进口正品,做服务型企业 |
询价 | ||
TOSHIBA/东芝 |
22+ |
BGA |
17500 |
原装正品 |
询价 | ||
TOSHIBA东芝 |
24+23+ |
BGA |
12580 |
16年电子元件现货供应商 终端BOM表可配单提供样品 |
询价 | ||
TOS |
BGA |
893993 |
集团化配单-有更多数量-免费送样-原包装正品现货-正规 |
询价 | |||
TOSHIBA |
24+ |
BGA |
16500 |
原装正品现货 低价出售 假一赔十 |
询价 | ||
TOSHIBA |
BGA |
12000 |
原装现货,长期供应,终端账期支持 |
询价 | |||
TOSHIBA |
21+ |
BGA80 |
6000 |
原装正品 |
询价 | ||
TOSHIBA |
BGA |
6000 |
原装现货,长期供应,终端可账期 |
询价 | |||
TOSHIBA |
20+ |
BGA |
3000 |
全新原装公司现货
|
询价 | ||
TOSHIBA/东芝 |
22+ |
BGA80 |
360000 |
进口原装房间现货实库实数 |
询价 |