MPC5674F Microcontroller Data Sheet

• Dual issue, 32-bit CPU core complex (e200z7) – Compliant with the Power Architecture® embedded category – 16 KB I-Cache and 16 KB D-Cache – Includes an instruction set enhancement allowing variable length encoding (VLE), optional encoding of mixed 16-bit and 32-bit instructions, for code s

文件：2.32837 Mbytes 页数：132 Pages

恩XP

4M FLASH, 256K RAM, z7, 264Mhz

® product built on Power Architecture technology\" align=\"right\" src=\"/assets/images/en/logos-external/Power_logo_100x109.jpg\" width=\"100\" height=\"109\" />The MPC5674F\n Power Architecture® MCU helps automakers offer more fuel-efficient automobiles and meet stricter government-mandated emissi • Power Architecture® 200z7 core at 264 MHz • SIMD module for DSP and floating point operations\n• Variable length encoding (VLE)\n• 4 MB flash memory with error correcting codes (ECC)\n• 256 KB data RAM with ECC\n• 64-channel dual eTPU2 with 30K SRAM\n• 64-channel quad analog-to-digital converter (;

恩XP

MPC5674F Microcontroller Data Sheet

• Dual issue, 32-bit CPU core complex (e200z7) – Compliant with the Power Architecture® embedded category – 16 KB I-Cache and 16 KB D-Cache – Includes an instruction set enhancement allowing variable length encoding (VLE), optional encoding of mixed 16-bit and 32-bit instructions, for code s

文件：2.32837 Mbytes 页数：132 Pages

恩XP

ST

上传：深圳市一线半导体有限公司

SSOP

ST

上传：深圳市莱克讯科技有限公司