MPC5643L Microcontroller Data Sheet

• High-performance e200z4d dual core — 32-bit Power Architecture® technology CPU — Core frequency as high as 120 MHz — Dual issue five-stage pipeline core — Variable Length Encoding (VLE) — Memory Management Unit (MMU) — 4 KB instruction cache with error detection code — Signal processing e

文件：1.18195 Mbytes 页数：136 Pages

恩XP

恩XP 32-bit MCU, Dual Power Arch, 1MB Flash, 64MHz, -40/+125degC, Automotive Grade, QFP 100

The MPC5643L 32-bit MCU built on Power Architecture® technology reduces design complexity and component count by putting key functional safety features on a single chip. It specifically addresses the ISO 26262 safety standard up to the most stringent ASIL D requirements. • Dual e200 Z4 CPU architecture\n• Dual processing spheres including; CPU, DMA, interrupt controller, crossbar and MPU for logic level fault detection\n• Two statically configurable modes of operation: Lockstep operation (redundant processing and calculations) and dual parallel mode (independant cor;

恩XP

QFP144

恩XP

上传：深圳市中飞凌科技有限公司

DZ

OFQ

上传：深圳市中飞凌科技有限公司

BGA324

恩XP

上传：深圳市诺美思科技有限公司