首页>SNJ5472W.A>规格书详情
SNJ5472W.A中文资料德州仪器数据手册PDF规格书
SNJ5472W.A规格书详情
Package Options Include Plastic and
Ceramic DIPs and Ceramic Flat Packages
Dependable Texas Instruments Quality and
Reliability
description
These J-K flip-flops are based on the master-slave
principle and each has AND gate inputs for entry into the
master section which are controlled by the clock pulse.
The clock pulse also regulates the state of the coupling
transistors which connect the master and slave sections.
The sequence of operation is as follows:
1. Isolate slave from master
2. Enter information from AND gate inputs to
master
3. Disable AND gate inputs
4. Transfer information from master to slave
The logical states of the J and K inputs must not be
allowed to change when the clock pulse is in a high
state.
The SN5472, and the SN54H72 are characterized for
operation over the full military temperature range of
~55°C to 126°C. The SN7472 is characterized for
operation from 0°C to 70°C.
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
2000 |
206 |
询价 | |||||
TI |
23+ |
DIP? |
8000 |
全新原装假一赔十 |
询价 | ||
TI(德州仪器) |
24+/25+ |
10000 |
原装正品现货库存价优 |
询价 | |||
TI |
24+ |
SOP |
19500 |
TI一级授权代理品牌进口原装现货假一赔十 |
询价 | ||
TI/德州仪器 |
24+ |
SOP |
114 |
只供应原装正品 欢迎询价 |
询价 | ||
TI |
2015+ |
SOP/DIP |
19889 |
一级代理原装现货,特价热卖! |
询价 | ||
TI |
1725+ |
CDIP14 |
6528 |
只做原装正品现货!或订货假一赔十! |
询价 | ||
TI |
24+ |
CDIP |
40 |
只做原装,欢迎询价,量大价优 |
询价 | ||
TI |
25+23+ |
CDIP |
37685 |
绝对原装正品全新进口深圳现货 |
询价 | ||
SNJ5473J |
167 |
167 |
询价 |