首页>SN74LVT16240DL.B>规格书详情
SN74LVT16240DL.B中文资料德州仪器数据手册PDF规格书
相关芯片规格书
更多- SN74LVT16240DGGR
- SN74LVT162245AZRDR
- SN74LVT162245AZRDR
- SN74LVT162245AZQLR
- SN74LVT162245AZRDR
- SN74LVT162245AZRDR
- SN74LVT16240
- SN74LVT16240DL
- SN74LVT162245AZQLR
- SN74LVT162245AZRDR
- SN74LVT162245AZQLR
- SN74LVT162245AZRDR
- SN74LVT16240DGGR
- SN74LVT16240DGGR.B
- SN74LVT16240DGGRG4.B
- SN74LVT16240DL
- SN74LVT16240
- SN74LVT162245AZRDR
SN74LVT16240DL.B规格书详情
FEATURES
· Members of the Texas Instruments Widebus™
Family
· State-of-the-Art Advanced BiCMOS
Technology (ABT) Design for 3.3-V Operation
and Low Static-Power Dissipation
· Support Mixed-Mode Signal Operation (5-V
Input and Output Voltages With 3.3-V VCC)
· Support Unregulated Battery Operation Down
to 2.7 V
· Typical VOLP (Output Ground Bounce) <0.8 V
at VCC = 3.3 V, TA = 25°C
· Ioff and Power-Up 3-State Support Hot
Insertion
· Distributed VCC and GND Pins Minimize
High-Speed Switching Noise
· Flow-Through Architecture Optimizes PCB
Layout
· Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
· ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
· Package Options Include Plastic Shrink
Small-Outline (DL) and Thin Shrink
Small-Outline (DGG) Packages and 380-mil
Fine-Pitch Ceramic Flat (WD) Package Using
25-mil Center-to-Center Spacings
DESCRIPTION/ORDERING INFORMATION
The 'LVT16240 devices are 16-bit buffers and line drivers designed specifically for low-voltage (3.3-V) VCC
operation, but with the capability to provide a TTL interface to a 5-V system environment.
These devices are designed specifically to improve both the performance and density of 3-state memory
address drivers, clock drivers, and bus-oriented receivers and transmitters.
The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide
inverting outputs and symmetrical active-low output-enable (OE) inputs.
When VCC is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.
However, to ensure the high-impedance state above 1.5 V, OE should be tied to VCC through a pullup resistor;
the minimum value of the resistor is determined by the current-sinking capability of the driver.
These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry
disables the outputs, preventing damaging current backflow through the devices when they are powered down.
The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,
which prevents driver conflict.
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
TI/德州仪器 |
22+ |
SSOP48 |
20000 |
原装现货,实单支持 |
询价 | ||
TI/德州仪器 |
25+ |
原厂封装 |
10280 |
原厂授权代理,专注军工、汽车、医疗、工业、新能源! |
询价 | ||
TI/BB |
24+ |
SSOP-48 |
5632 |
公司原厂原装现货假一罚十!特价出售!强势库存! |
询价 | ||
TI |
25+ |
SSOP48 |
776 |
全新现货 |
询价 | ||
TI |
25+ |
SSOP48 |
776 |
百分百原装正品 真实公司现货库存 本公司只做原装 可 |
询价 | ||
TI |
24+ |
SSOP48 |
832 |
询价 | |||
TI(德州仪器) |
2021+ |
SSOP-48 |
499 |
询价 | |||
TI/德州仪器 |
25+ |
原厂封装 |
10280 |
询价 | |||
ADI |
23+ |
SSOP48 |
8000 |
只做原装现货 |
询价 | ||
TI/德州仪器 |
2447 |
TSSOP48 |
100500 |
一级代理专营品牌!原装正品,优势现货,长期排单到货 |
询价 |


