首页>SN74LVC161284DLR.A>规格书详情

SN74LVC161284DLR.A中文资料德州仪器数据手册PDF规格书

PDF无图
厂商型号

SN74LVC161284DLR.A

功能描述

19-BIT BUS INTERFACE

丝印标识

LVC161284

封装外壳

SSOP

文件大小

507.73 Kbytes

页面数量

19

生产厂商

TI

中文名称

德州仪器

网址

网址

数据手册

下载地址一下载地址二到原厂下载

更新时间

2025-10-14 12:15:00

人工找货

SN74LVC161284DLR.A价格和库存,欢迎联系客服免费人工找货

SN74LVC161284DLR.A规格书详情

1.4-kΩ Pullup Resistors Integrated on All

Open-Drain Outputs Eliminate the Need for

Discrete Resistors

ESD Protection Exceeds 2000 V Per

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

Designed for the IEEE Std 1284-I (Level 1

Type) and IEEE Std 1284-II (Level 2 Type)

Electrical Specifications

Flow-Through Architecture Optimizes PCB

Layout

Package Options Include Plastic 300-mil

Shrink Small-Outline (DL) and Thin-Shrink

Small-Outline (DGG) Packages

description/ordering information

The SN74LVC161284 is designed for 3-V to 3.6-V

VCC operation. This device provides

asynchronous two-way communication between

data buses. The control-function implementation

minimizes external timing requirements.

This device has eight bidirectional bits; data can

flow in the A-to-B direction when DIR is high and

in the B-to-A direction when DIR is low. This

device also has five drivers, which drive the cable

side, and four receivers. The SN74LVC161284

has one receiver dedicated to the HOST LOGIC

line and a driver to drive the PERI LOGIC line.

The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the outputs are in

a totem-pole configuration, and in an open-drain configuration when HD is low. This meets the drive

requirements as specified in the IEEE Std 1284-I (level 1 type) and IEEE Std 1284-II (level 2 type) parallel

peripheral-interface specifications. Except for HOST LOGIC IN and PERI LOGIC OUT, all cable-side pins have

a 1.4-kΩ integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low

state or if the output voltage is above VCC CABLE. If VCC CABLE is off, PERI LOGIC OUT is set to low.

The device has two supply voltages. VCC is designed for 3-V to 3.6-V operation. VCC CABLE supplies the inputs

and output buffers of the cable side only and is designed for 3-V to 3.6-V and for 4.7-V to 5.5-V operation. Even

when VCC CABLE is 3 V to 3.6 V, the cable-side I/O pins are 5-V tolerant.

The SN74LVC161284 is characterized for operation from 0°C to 70°C.

供应商 型号 品牌 批号 封装 库存 备注 价格
恩XP
23+
TSSOP48
8560
受权代理!全新原装现货特价热卖!
询价
TMS
05+
SOIC
1000
全新原装 绝对有货
询价
恩XP
25+
TSSOP48
65248
百分百原装现货 实单必成
询价
TI&BB
25+
TSSOP48
2659
原装正品!公司现货!欢迎来电洽谈!
询价
TI
20+
TSSOP48
53650
TI原装主营-可开原型号增税票
询价
TI/德州仪器
23+
TSSOP48
15000
全新原装现货,价格优势
询价
TI/德州仪器
24+
TSSOP48
9600
原装现货,优势供应,支持实单!
询价
TI/德州仪器
23+
SSOP48
11200
原厂授权一级代理、全球订货优势渠道、可提供一站式BO
询价
TI/德州仪器
2447
TSSOP
100500
一级代理专营品牌!原装正品,优势现货,长期排单到货
询价
TI/德州仪器
23+
TSSOP48
50000
全新原装正品现货,支持订货
询价