SN74LV8151DGVR集成电路（IC）的门反相器-多功能可配置规格书PDF中文资料

SN74LV8151DGVR属于集成电路（IC）的门反相器-多功能可配置。由美国德州仪器公司制造生产的SN74LV8151DGVR门和反相器 - 多功能，可配置可配置逻辑栅极系列产品能以与标准逻辑栅极类似的方式，对单个逻辑信号执行基本逻辑运算，但并非局限于一个特定功能（例如 AND、NAND 等）。它们通常在内部使用少量逻辑门来实现，经过选择和互连后，以便通过选择操作数据所应用的输入以及任何未使用的输入在驱动后的逻辑状态，来配置所实现的整体逻辑功能。

2-V to 5.5-V VCC Operation

Max tpd of 15 ns at 5 V

Schmitt-Trigger Inputs Allow for Slow Input

Rise/Fall Time

Polarity Control for Y Outputs Selects True

or Complementary Logic

Typical VOLP (Output Ground Bounce)

<0.8 V at VCC = 3.3 V, TA = 25°C

Typical VOHV (Output VOH Undershoot)

>2.3 V at VCC = 3.3 V, TA = 25°C

Ioff Supports Partial-Power-Down Mode

Operation

Supports Mixed-Mode Voltage Operation on

All Ports

Latch-Up Performance Exceeds 250 mA Per

JESD 17

ESD Protection Exceeds JESD 22

− 2000-V Human-Body Model (A114-A)

− 200-V Machine Model (A115-A)

− 1000-V Charged-Device Model (C101)

description/ordering information

The SN74LV8151 is a 10-bit universal Schmitt-trigger buffer with 3-state outputs, designed for 2-V to 5.5-V VCC

operation. The logic control (T/C) pin allows the user to configure Y1 to Y8 as noninverting or inverting outputs.

When T/C is high, the Y outputs are noninverted (true logic ), and when T/C is low, the Y outputs are inverted

(complementary logic).

When output-enable (OE) input is low, the device passes data from Dn to Yn. When OE is high, the Y outputs

are in the high-impedance state. The path A to P is a simple Schmitt-trigger buffer, and the path B to N is a simple

Schmitt-trigger inverter.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,

preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.