SN74LV595BMPWREP.A中文资料德州仪器数据手册PDF规格书

1 Features

• 2 V to 5.5 V VCC operation

• Supports mixed-mode voltage operation on all

ports

• Ioff supports partial-power-down mode operation

• Latch-up performance exceeds 250 mA

per JESD 17

• Operating ambient temperature: -55°C to +125°C

• Supports defense, aerospace, and medical

applications:

– Controlled baseline

– One assembly and test site

– One fabrication site

– Extended product life cycle

– Product traceability

2 Applications

• Output expansion

• LED matrix control

• 7-segment display control

3 Description

The SN74LV595B-EP contains an 8-bit serial-in,

parallel-out shift register that feeds an 8-bit D-type

storage register. The storage register has parallel 3-

state outputs. Separate clocks are provided for both

the shift and storage register. The shift register has

a direct overriding clear (SRCLR) input, serial (SER)

input, and a serial output for cascading. When the

output-enable (OE) input is high, all outputs except

QH' are in the high-impedance state.

The device is fully specified for partial-power-down

applications using Ioff. The Ioff circuitry disables

the outputs, preventing damaging current backflow

through the device when it is powered down.