首页>SN74LV573A>规格书详情
SN74LV573A数据手册集成电路(IC)的锁存器规格书PDF
SN74LV573A规格书详情
描述 Description
The LV573A devices are octal transparent D-type latches designed for 2-V to 5.5-V VCC operation.
These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.
A buffered output-enable (OE)\\ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.
OE\\ does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE\\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.
特性 Features
• 2-V to 5.5-V VCC Operation
• Max tpd of 8 ns at 5 V
• Typical VOLP (Output Ground Bounce) CC = 3.3 V, TA = 25°C
• Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25°C
• Supports Mixed-Mode Voltage Operation on All Ports
• Ioff Supports Partial-Power-Down Mode Operation
• Latch-Up Performance Exceeds 250 mA Per JESD 17
• ESD Protection Exceeds JESD 22
• 2000-V Human-Body Model (A114-A)
• 200-V Machine Model (A115-A)
• 1000-V Charged-Device Model (C101)
技术参数
- 制造商编号
:SN74LV573A
- 生产厂家
:TI
- Technology Family
:LV-A
- Supply voltage (Min) (V)
:2
- Supply voltage (Max) (V)
:5.5
- Input type
:Standard CMOS
- Output type
:3-State
- Clock Frequency (Max) (MHz)
:70
- IOL (Max) (mA)
:16
- IOH (Max) (mA)
:-16
- ICC (Max) (uA)
:20
- Features
:Balanced outputs
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
TI |
2016+ |
TSSOP20 |
3500 |
只做原装,假一罚十,公司可开17%增值税发票! |
询价 | ||
TI |
23+ |
SSOP |
12000 |
全新原装假一赔十 |
询价 | ||
TI |
07+ |
TSOP20 |
1570 |
全新原装进口自己库存优势 |
询价 | ||
TI |
24+ |
SMD |
10000 |
全新原厂原装,进口正品现货,正规渠道可含税!! |
询价 | ||
TI(德州仪器) |
24+/25+ |
10000 |
原装正品现货库存价优 |
询价 | |||
TI |
1836+ |
TSSOP-20 |
9852 |
只做原装正品现货!或订货假一赔十! |
询价 | ||
TI/德州仪器 |
24+ |
SOIC-20_300mil |
6000 |
全新原装深圳仓库现货有单必成 |
询价 | ||
TI |
24+ |
TSSOP-20 |
6232 |
公司原厂原装现货假一罚十!特价出售!强势库存! |
询价 | ||
TI |
24+ |
原厂原封 |
6523 |
进口原装公司百分百现货可出样品 |
询价 | ||
TI |
24+ |
TSSOP-20 |
30000 |
原装正品公司现货,假一赔十! |
询价 |