SN74LS592数据手册集成电路（IC）的计数器除法器规格书PDF

描述 Description

The 'LS592 comes in a 16-pin package and consists of a parallel input, 8-bit storage register feeding an 8-bit binary counter. Both the register and the counter have individual positive-edge-triggered clocks. In addition, the counter has direct load and clear functions. A low-going RCO\\ pulse will be obtained when the counter reaches the hex word FF. Expansion is easily accomplished for two stages by connecting RCO\\ of the first stage to CCKEN\\ of the second stage. Cascading for larger count chains can be accomplished by connecting RCO\\ of each stage to CCK of the following stage. The 'LS593 comes in a 20-pin package and has all the features of the 'LS592 plus 3-state I/O, which provides parallel counter outputs. The tables below show the operation of the enable (CCKEN, CCKEN\\) inputs. A register clock enable (RCKEN\\) is also provided.  

特性 Features

• Parallel Register Inputs ('LS592)
• Parallel 3-State I/O: Register Inputs/ Counter Outputs ('LS593)
• Counter has Direct Overriding Load and Clear
• Accurate Counter Frequency:DC to 20 MHz