SN74F161ADR集成电路（IC）的计数器除法器规格书PDF中文资料

SN74F161ADR属于集成电路（IC）的计数器除法器。由美国德州仪器公司制造生产的SN74F161ADR计数器，除法器计数器和除法器 IC 是数字逻辑器件，可对输入发生的逻辑转换进行计数，然后使用多个并行输出重新发送累加的计数，和/或生成单个输出信号转换，从而对应用某些整数数量输入信号转换进行响应。除了简单的事件计数，它们还可用于各种频率合成应用。

Internal Look-Ahead Circuitry for Fast

Counting

Carry Output for N-Bit Cascading

Fully Synchronous Operation for Counting

description

This synchronous, presettable, 4-bit binary

counter has internal carry look-ahead circuitry

for use in high-speed counting designs.

Synchronous operation is provided by having all

flip-flops clocked simultaneously so that the

outputs change coincident with each other when

so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the

output counting spikes that are normally associated with asynchronous (ripple-clock) counters. However,

counting spikes can occur on the ripple-carry (RCO) output. A buffered clock (CLK) input triggers the four

flip-flops on the rising (positive-going) edge of CLK.

This counter is fully programmable. That is, it can be preset to any number between 0 and 15. Because

presetting is synchronous, a low logic level at the load (LOAD) input disables the counter and causes the outputs

to agree with the setup data after the next clock pulse, regardless of the levels of ENP and ENT.

The clear function is asynchronous, and a low logic level at the clear (CLR) input sets all four of the flip-flop

outputs to low, regardless of the levels of CLK, LOAD, ENP, and ENT.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications, without

additional gating. This function is implemented by the ENP and ENT inputs and an RCO output. Both ENP and

ENT must be high to count, and ENT is fed forward to enable RCO. RCO, thus enabled, produces a

high-logic-level pulse while the count is 15 (HHHH). The high-logic-level overflow ripple-carry pulse can be used

to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

The SN74F161A features a fully independent clock circuit. Changes at ENP, ENT, or LOAD that modify the

operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter

(whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the setup and hold

times.