首页>SN74ALVCH16500DLR>规格书详情
SN74ALVCH16500DLR集成电路(IC)的通用总线功能规格书PDF中文资料

| 厂商型号 |
SN74ALVCH16500DLR |
| 参数属性 | SN74ALVCH16500DLR 封装/外壳为56-BSSOP(0.295",7.50mm 宽);包装为管件;类别为集成电路(IC)的通用总线功能;产品描述:IC UNIV BUS TXRX 18BIT 56SSOP |
| 功能描述 | 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS |
| 丝印标识 | |
| 封装外壳 | SSOP / 56-BSSOP(0.295",7.50mm 宽) |
| 文件大小 |
770.14 Kbytes |
| 页面数量 |
14 页 |
| 生产厂商 | TI |
| 中文名称 | 德州仪器 |
| 网址 | |
| 数据手册 | |
| 更新时间 | 2025-12-1 16:38:00 |
| 人工找货 | SN74ALVCH16500DLR价格和库存,欢迎联系客服免费人工找货 |
相关芯片规格书
更多- SN74ALVCH16374DLR
- SN74ALVCH16409
- SN74ALVCH16409DGG
- SN74ALVCH16374DGGR
- SN74ALVCH16374KR
- SN74ALVCH16500
- SN74ALVCH16409DL
- SN74ALVCH16374DGVR
- SN74ALVCH16500DGG
- SN74ALVCH16500DL
- SN74ALVCH16374DL
- SN74ALVCH16500_08
- SN74ALVCH16500DL
- SN74ALVCH16500
- SN74ALVCH16500DGGR
- SN74ALVCH16374DGVR
- SN74ALVCH16374DGVR.B
- SN74ALVCH16374DGGR
SN74ALVCH16500DLR规格书详情
SN74ALVCH16500DLR属于集成电路(IC)的通用总线功能。由德州仪器制造生产的SN74ALVCH16500DLR通用总线功能通用总线功能系列产品是元件级产品,用于处理或操作一系列(通常为 8 个或更多)并行逻辑信号(称为总线)。所执行的功能包括临时存储要发送或接收的数据,执行缓冲以允许输出电流容量有限的器件(例如微处理器)通过远距离互连高速传输数据,以及调换或移动总线内的位顺序等。
FEATURES
· Member of the Texas Instruments Widebus™
Family
· EPIC™ (Enhanced-Performance Implanted
CMOS) Submicron Process
· UBT™ (Universal Bus Transceiver) Combines
D-Type Latches and D-Type Flip-Flops for
Operation in Transparent, Latched, or Clocked
Modes
· ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
· Latch-UP Performance Exceeds 250 mA Per
JESD 17
· Bus Hold on Data Inputs Eliminates the Need
for External Pullup/Pulldown Resistors
· Package Options Include Plastic 300-mil
Shrink Small-Outline (DL) and Thin Shrink
Small-Outline (DGG) Packages
DESCRIPTION
This 18-bit universal bus transceiver is designed for
1.65-V to 3.6-V VCC operation.
Data flow in each direction is controlled by
output-enable (OEAB and OEBA), latch-enable
(LEAB and LEBA), and clock (CLKAB and CLKBA)
inputs. For A-to-B data flow, the device operates in
the transparent mode when LEAB is high. When
LEAB is low, the A data is latched if CLKAB is held at
a high or low logic level. If LEAB is low, the A data is
stored in the latch/flip-flop on the high-to-low
transition of CLKAB. Output-enable OEAB is active
high. When OEAB is high, the B-port outputs are
active. When OEAB is low, the B-port outputs are in
the high-impedance state.
Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, and CLKBA. The output enables are
complementary (OEAB is active high, and OEBA is active low).
To ensure the high-impedance state during power up or power down, OEBA should be tied to VCC through a
pullup resistor, and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor
is determined by the current-sinking/current-sourcing capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16500 is characterized for operation from -40°C to 85°C.
产品属性
更多- 产品编号:
SN74ALVCH16500DLR
- 制造商:
Texas Instruments
- 类别:
集成电路(IC) > 通用总线功能
- 系列:
74ALVCH
- 包装:
管件
- 逻辑类型:
通用总线收发器
- 电路数:
18 位
- 电流 - 输出高、低:
24mA,24mA
- 电压 - 供电:
1.65V ~ 3.6V
- 工作温度:
-40°C ~ 85°C
- 安装类型:
表面贴装型
- 封装/外壳:
56-BSSOP(0.295",7.50mm 宽)
- 供应商器件封装:
56-SSOP
- 描述:
IC UNIV BUS TXRX 18BIT 56SSOP
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
TI |
25+ |
SSOP56 |
4500 |
全新原装、诚信经营、公司现货销售! |
询价 | ||
TI |
23+ |
TSSOP |
7000 |
绝对全新原装!100%保质量特价!请放心订购! |
询价 | ||
TI |
25+ |
TSSOP48 |
18000 |
原厂直接发货进口原装 |
询价 | ||
TI |
24+ |
SSOP56 |
773 |
只做原装,欢迎询价,量大价优 |
询价 | ||
TI/德州仪器 |
25+ |
原厂封装 |
10280 |
原厂授权代理,专注军工、汽车、医疗、工业、新能源! |
询价 | ||
TI |
18+ |
TSSOP56 |
85600 |
保证进口原装可开17%增值税发票 |
询价 | ||
TI |
24+ |
5000 |
自己现货 |
询价 | |||
TMS |
05+ |
SOIC |
1000 |
全新原装 绝对有货 |
询价 | ||
TI |
23+ |
TSSOP-56 |
5000 |
原装正品,假一罚十 |
询价 | ||
TI(德州仪器) |
24+ |
SSOP56300mil |
2181 |
原装现货,免费供样,技术支持,原厂对接 |
询价 |

