首页>SN74ALVCH16260DL.B>规格书详情
SN74ALVCH16260DL.B中文资料德州仪器数据手册PDF规格书
相关芯片规格书
更多- SN74ALVCH16260DL
- SN74ALVCH162601
- SN74ALVCH162601DL
- SN74ALVCH16260DGG
- SN74ALVCH162601DGG
- SN74ALVCH162601GR
- SN74ALVCH16260DL
- SN74ALVCH16260_08
- SN74ALVCH162601DLR
- SN74ALVCH162601DL
- SN74ALVCH162601DGGR
- SN74ALVCH16260DGGR
- SN74ALVCH16260DGGR
- SN74ALVCH16260
- SN74ALVCH16260
- SN74ALVCH16260DGGR
- SN74ALVCH16260DGGR.B
- SN74ALVCH16260DL
SN74ALVCH16260DL.B规格书详情
FEATURES
· Member of the Texas Instruments Widebus™
Family
· EPIC™ (Enhanced-Performance Implanted
CMOS) Submicron Process
· ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
· Latch-Up Performance Exceeds 250 mA Per
JESD 17
· Bus Hold on Data Inputs Eliminates the Need
for External Pullup/Pulldown Resistors
· Package Options Include Plastic Shrink
Small-Outline (DL) and Thin Shrink
Small-Outline (DGG) Packages
DESCRIPTION
This 12-bit to 24-bit multiplexed D-type latch is
designed for 1.65-V to 3.6-V VCC operation.
The SN74ALVCH16260 is used in applications in
which two separate data paths must be multiplexed
onto, or demultiplexed from, a single data path.
Typical applications include multiplexing and/or
demultiplexing address and data information in
microprocessor or bus-interface applications. This
device also is useful in memory-interleaving
applications.
Three 12-bit I/O ports (A1-A12, 1B1-1B12, and
2B1-2B12) are available for address and/or data
transfer. The output-enable (OE1B, OE2B, and OEA)
inputs control the bus transceiver functions. The
OE1B and OE2B control signals also allow bank
control in the A-to-B direction.
Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B,
LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is
transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched
until the latch-enable input is returned high.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16260 is characterized for operation from -40°C to 85°C.
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
Texas Instruments |
25+ |
56-BSSOP(0.295 7.50mm 宽) |
9350 |
独立分销商 公司只做原装 诚心经营 免费试样正品保证 |
询价 | ||
TI/德州仪器 |
23+ |
TSSOP |
12500 |
全新原装现货,假一赔十 |
询价 | ||
TI |
24+ |
SSOP56 |
547 |
只做原装,欢迎询价,量大价优 |
询价 | ||
TI |
22+ |
56SSOP |
9000 |
原厂渠道,现货配单 |
询价 | ||
TI |
20+ |
TSSOP |
2960 |
诚信交易大量库存现货 |
询价 | ||
TI/德州仪器 |
23+ |
TSSOP56 |
8678 |
原厂原装 |
询价 | ||
TI |
00+ |
SMD |
1833 |
全新原装100真实现货供应 |
询价 | ||
TI |
23+ |
NA |
19854 |
专业电子元器件供应链正迈科技特价代理特价,原装元器件供应,支持开发样品 |
询价 | ||
TI |
23+ |
TSSOP |
3700 |
绝对全新原装!现货!特价!请放心订购! |
询价 | ||
TI |
25+ |
SSOP56 |
547 |
全新现货 |
询价 |


