SN74AC245-EP中文资料具有三态输出的增强型产品八路总线收发器数据手册TI规格书

描述 Description

The SN74AC245 octal bus transceiver is designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.
When the output-enable (OE)\\ is low, the device passes noninverted data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction control (DIR) input. A high on OE\\ disables the device so that the buses are effectively isolated.
To ensure the high-impedance state during power up or power down, OE\\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

特性 Features

• Controlled Baseline
• Enhanced Diminishing Manufacturing Sources (DMS) Support
• Qualification Pedigree
• Inputs Accept Voltages to 6 V
• Max tpd of 7 ns at 5 V
Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.