SN74ABT240ADWRG4集成电路（IC）的缓冲器驱动器接收器收发器规格书PDF中文资料

SN74ABT240ADWRG4属于集成电路（IC）的缓冲器驱动器接收器收发器。由德州仪器制造生产的SN74ABT240ADWRG4缓冲器，驱动器，接收器，收发器逻辑缓冲器、驱动器、接收器和收发器允许隔离对某个电路的逻辑信号的访问，以用于另一电路。缓冲器将其输入信号（不变或反相）传递到其输出，并可能用于清除弱信号或驱动负载。在布尔逻辑仿真器中，缓冲器主要用于增加传播延迟。逻辑接收器和收发器允许在数据总线之间进行隔离通信。

Typical VOLP (Output Ground Bounce)

<1 V at VCC = 5 V, TA = 25°C

High-Drive Outputs (–32-mA IOH, 64-mA IOL)

Ioff Supports Partial-Power-Down Mode

Operation

Latch-Up Performance Exceeds 500 mA Per

JEDEC Standard JESD-17

ESD Protection Exceeds JESD 22

– 2000-V Human-Body Model (A114-A)

– 200-V Machine Model (A115-A)

description

These octal buffers and line drivers are designed

specifically to improve both the performance and

density of 3-state memory address drivers, clock

drivers, and bus-oriented receivers and

transmitters. Together with the SN54ABT241,

SN74ABT241A, SN54ABT244, and

SN74ABT244A, these devices provide the choice

of selected combinations of inverting and

noninverting outputs, symmetrical active-low

output-enable (OE) inputs, and complementary

OE and OE inputs.

The SN54ABT240 and SN74ABT240A are

organized as two 4-bit buffers/line drivers with

separate OE inputs. When OE is low, the devices

pass inverted data from the A inputs to the Y

outputs. When OE is high, the outputs are in the

high-impedance state.