SN54HC259中文资料8 位可寻址锁存器数据手册TI规格书

描述 Description

These 8-bit addressable latches are designed for general-purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches and being a 1-of-8 decoder or demultiplexer with active-high outputs.

Four distinct modes of operation are selectable by controlling the clear (CLR)\\ and enable (G)\\ inputs. In the addressable-latch mode, data at the data-in terminal is written into the addressed latch. The addressed latch follows the data input, with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latches, G\\ should be held high (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output follows the level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address and data inputs.

特性 Features

• Wide Operating Voltage Range of 2 V to 6 V
• High-Current Inverting Outputs Drive Up To 10 LSTTL Loads
• Low Power Consumption, 80-µA Max ICC
• Typical tpd = 14 ns
• ±4-mA Output Drive at 5 V
• Low Input Current of 1 µA Max
• 8-Bit Parallel-Out Storage Register Performs Serial-to-Parallel Conversion With Storage
• Asynchronous Parallel Clear
• Active-High Decoder
• Enable Input Simplifies Expansion
• Expandable for n-Bit Applications
• Four Distinct Functional Modes